| データシートサーチシステム |
|
LM98640CVAL データシート(PDF) 41 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
LM98640CVAL データシート(HTML) 41 Page - Texas Instruments |
|
41 / 55 page ![]() 41 LM98640QML-SP www.ti.com SNAS461G – MAY 2010 – REVISED NOVEMBER 2018 Product Folder Links: LM98640QML-SP Submit Documentation Feedback Copyright © 2010–2018, Texas Instruments Incorporated Table 6. Register Definitions - Analog Configuration (continued) ADDRESS (BINARY) REGISTER TITLE BASELINE (BINARY) BIT(s) DESCRIPTION 00 0110 Sample & Hold 1000 0001 [7:0] Sample & Hold Mode Register [7] Sample & Hold Mode Enable 0 Disabled. 1 Enabled. [6:3] Not Used. [2:1] Reference Buffer Power Level 11 100% Power. Used for FINCLK = 20-40MHz. 10 60% Power. Used for FINCLK = 10-20MHz. 01 60% Power. Used for FINCLK = 10-20MHz. 00 30% Power. Used for FINCLK = 5-10MHz. [0] Reserved. 00 0111 Status 0000 0000 [7:0] Status Register. (Read Only) [7:1] Not Used. [0] False Lock Detect. Indicates if DLL is locked into a half frequency state. 00 1001 Clock Monitor 0000 0000 [7:0] Internal Clock Signal Monitor Register [7:5] Not Used. [4:3] Enable and select clocks to be monitored on the Digital Timing Monitor. (DTM) 00 Disable Digital Timing Monitor Pins (DTM0, DTM1) 01 Send CLAMPEVEN to DTM0 pin, and SAMPLEEVEN to DTM1 10 Send CLAMPODD to DTM0 pin, and SAMPLEODD to DTM1 11 Send ODD tag and ADC Clock to the DTM. [2:0] Reserved. Set to 000. |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |