データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

LAN9252/ML データシート(PDF) 239 Page - Microchip Technology

部品番号 LAN9252/ML
部品情報  2/3-Port EtherCAT® Slave Controller with Integrated Ethernet PHYs
PDF  329 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MICROCHIP [Microchip Technology]
ホームページ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN9252/ML データシート(HTML) 239 Page - Microchip Technology

Back Button LAN9252/ML Datasheet HTML 235Page - Microchip Technology LAN9252/ML Datasheet HTML 236Page - Microchip Technology LAN9252/ML Datasheet HTML 237Page - Microchip Technology LAN9252/ML Datasheet HTML 238Page - Microchip Technology LAN9252/ML Datasheet HTML 239Page - Microchip Technology LAN9252/ML Datasheet HTML 240Page - Microchip Technology LAN9252/ML Datasheet HTML 241Page - Microchip Technology LAN9252/ML Datasheet HTML 242Page - Microchip Technology LAN9252/ML Datasheet HTML 243Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 239 / 329 page
background image
 2015 Microchip Technology Inc.
DS00001909A-page 239
LAN9252
12.14.20 AL CONTROL REGISTER
Note 8:
This register behaves like a mailbox if Device Emulation is off (Device Emulation bit of ESC Configuration
Register is 0). The PDI must read this register after ECAT has written it. Otherwise, ECAT can not write
again to this register. After rest, this register can be written by ECAT. Regarding mailbox functionality, both
registers 0120h and 0121h are equivalent, e.g., reading 0121h is sufficient to make this register writable
again. If Device Emulation is on, this register can always be written and it contents are copied to the AL
Status Register. Reading this register from PDI clears all Event Requests (register 0220h bit 0).
Note:
For EtherCAT Core CSR registers longer than one byte, the LSB has the lowest address and the MSB the
highest address.
0
PDI Operational/EEPROM Loaded Correctly
0:
EEPROM not loaded, PDI not operational (no access to Pro-
cess Data RAM)
1:
EEPROM loaded correctly, PDI operational (access to Pro-
cess Data RAM)
RO
RO
0b
Note:
Reading this register from ECAT clears the DL Status Event bit in the ECAT Event Request Register.
For EtherCAT Core CSR registers longer than one byte, the LSB has the lowest address and the MSB the
highest address.
Offset:
0120h-0121h
Size:
16 bits
Bits
Description
ECAT
Type
PDI
Type
Default
15:5
RESERVED
Write as 0.
R/W
Note 8
R/WC
000h
4
Error Ind Ack
0:
No Ack of Error Ind in AL status register
1:
Ack of Error Ind in AL status register
R/W
Note 8
R/WC
0b
3:0
Initiate State Transition of Device State Machine
1h:
Request Init State
2h:
Request Pre-Operational State
3h:
Request Bootstrap State
4h:
Request Safe-Operational State
8h:
Request Operational State
R/W
Note 8
R/WC
1h
Bits
Description
ECAT
Type
PDI
Type
Default



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com