データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

PCM1738E/2K データシート(PDF) 6 Page - Texas Instruments

部品番号 PCM1738E/2K
部品情報  24-Bit, 192-kHz Sampling, Advanced Segment, Audio-Stereo Digital-to-Analog Converter
PDF  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI2 [Texas Instruments]
ホームページ  https://www.ti.com
Logo TI2 - Texas Instruments

PCM1738E/2K データシート(HTML) 6 Page - Texas Instruments

Back Button PCM1738E/2K Datasheet HTML 2Page - Texas Instruments PCM1738E/2K Datasheet HTML 3Page - Texas Instruments PCM1738E/2K Datasheet HTML 4Page - Texas Instruments PCM1738E/2K Datasheet HTML 5Page - Texas Instruments PCM1738E/2K Datasheet HTML 6Page - Texas Instruments PCM1738E/2K Datasheet HTML 7Page - Texas Instruments PCM1738E/2K Datasheet HTML 8Page - Texas Instruments PCM1738E/2K Datasheet HTML 9Page - Texas Instruments PCM1738E/2K Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 47 page
background image
www.ti.com
PCM1738
SBAS174C – FEBRUARY 2002 – REVISED FEBRUARY 2007
Table 1. TERMINAL FUNCTIONS
TERMINAL
TYPE
DESCRIPTION
NAME
NO.
AGND1
18
—
Analog ground 1
AGND2
27
—
Analog ground 2
CS
14
IN
Chip select and latch for mode control (1)
BCK
6
IN
Bit-clock input. Connected to GND for DSD mode (1)
DATA
5
IN
Serial audio data input for normal operation. L-channel audio data input for external DF and DSD modes (1)
DGND
8
—
Digital ground
IOUTL+
25
OUT
L-channel analog current output +
IOUTL–
26
OUT
L-channel analog current output –
IOUTR+
17
OUT
R-channel analog current output +
IOUTR–
16
OUT
R-channel analog current output –
IREF
21
—
Output current reference bias pin. Connect 16-k
Ω resistor to GND.
Left/right clock (fS) input for normal operation. WDCK clock input in external DF mode. Connected to GND in
LRCK
4
IN
DSD mode (1)
MC
13
IN
Shift clock for mode control (1)
MDI
12
IN
Serial data input for mode control (1)
MDO
11
OUT
Serial data output for mode control
Analog output mute control for normal operation. R-channel audio data input for external DF and DSD modes
MUTE
15
IN
(1)
RST
1
IN
Reset(1)
SCKI
7
IN
System-clock input for normal operation. BCK (64fS) clock input for DSD mode (1)
SCKO
10
OUT
System clock output
VCC1
23
—
Analog power supply 1, 5-V
VCC2
24
—
Analog power supply 2, 5-V
VCC3
28
—
Analog power supply 3, 5-V
VCOM1
19
—
Internal bias decoupling 1
VCOM2
20
—
Internal bias decoupling 2 (common voltage for I/V)
VCOM3
22
—
Internal bias decoupling 3
VDD
9
—
Digital supply, 3.3 V
ZEROL
2
OUT
Zero flag for L-channel
ZEROR
3
OUT
Zero flag for R-channel
(1)
Schmitt-trigger input, 5-V tolerant.
6
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com