VDD

VG

VS

VD

REG

Vout

13

UCC24612

www.ti.com

SLUSCM5A – AUGUST 2017 – REVISED FEBRUARY 2018

Submit Documentation Feedback

Copyright © 2017–2018, Texas Instruments Incorporated

Feature Description (continued)

Figure 16. UCC24612 Used in High-Side SR Configuration

7.3.2 Synchronous Rectifier Control

The UCC24612 SR controller determines the conduction time of the SR-MOSFET by comparing the drain-to-

source voltage (Vds) of the MOSFET against a turn-on threshold and a turn-off threshold. The VG output is

driven high when VDS of the MOSFET falls below VTHVGON and is driven low when VDS rises above VTHVGOFF as

illustrated in Figure 17. Since when SR is conducting, its drain to source voltage (VDS) is negative, more negative

voltage drop means higher SR current.