| データシートサーチシステム |
|
STMPE1601 データシート(PDF) 24 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STMPE1601 データシート(HTML) 24 Page - STMicroelectronics |
|
24 / 58 page ![]() Interrupt system STMPE1601 24/58 9.1.1 Interrupt latency When the generation of interrupts by the GPIO as input is enabled, the latency (time taken from actual transition at GPIO to time of INT pin assertion) is shown in the following table: INT_CTRL Interrupt control register Address: 0x10, 0x11 Buffer: R, R/W Reset: 0x00 Description: The interrupt control register is used to configure the interrupt controller. It has a global enable interrupt mask bit that controls the interruption to the host. Table 17. Interrupt latency State of operation Interrupt latency Hibernation 10 uS max Sleep 5 uS max Active 2 uS max 15 14 13 12 11 10 987654 3210 INT_CTRL_msb INT_CTRL_lsb Reserved IC2 IC1 IC0 R RRRRRRR RRRRR RW RW RW 000000 000000 0000 [15:3] RESERVED [2] IC2 [1] IC1: Output Interrupt Type ‘0’ = Level interrupt ‘1’ = Edge interrupt [0] IC0: Global Interrupt Mask bit When this bit is written a ‘1’, it will allow interruption to the host. If it is written with a ‘0’, then, it disables all interruption to the host. Writing to this bit does not affect the INT_EN_MASK value. |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |