データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ADGM3121BCCZ-R2 データシート(PDF) 25 Page - Analog Devices

部品番号 ADGM3121BCCZ-R2
部品情報  3mm × 3mm DPDT MEMS Switch, 0Hz/DC to 24GHz
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

ADGM3121BCCZ-R2 データシート(HTML) 25 Page - Analog Devices

Back Button ADGM3121BCCZ-R2 Datasheet HTML 21Page - Analog Devices ADGM3121BCCZ-R2 Datasheet HTML 22Page - Analog Devices ADGM3121BCCZ-R2 Datasheet HTML 23Page - Analog Devices ADGM3121BCCZ-R2 Datasheet HTML 24Page - Analog Devices ADGM3121BCCZ-R2 Datasheet HTML 25Page - Analog Devices ADGM3121BCCZ-R2 Datasheet HTML 26Page - Analog Devices ADGM3121BCCZ-R2 Datasheet HTML 27Page - Analog Devices ADGM3121BCCZ-R2 Datasheet HTML 28Page - Analog Devices ADGM3121BCCZ-R2 Datasheet HTML 29Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 33 page
background image
Data Sheet
ADGM3121
THEORY OF OPERATION
analog.com
Rev. 0 | 25 of 33
Internal Error Status
Where an internal error is detected in the part, it is flagged in the
internal error status bits [7:6] of the SWITCH_DATA register. An
internal error results from an error in the configuration of the part at
power-up.
INTERNAL OSCILLATOR FEEDTHROUGH
The ADGM3121 has an internal oscillator running at a nominal
10MHz. This oscillator drives the charge pump circuitry that pro-
vides the actuation voltage for each of the switch gate electrodes.
Although this oscillator is very low power, the 10MHz signal is
coupled to the switch and can be considered a noise spur on the
switch channels. The magnitude of this feedthrough noise spur is
specified in Table 1 and is typically −92.5dBm when one switch is
on. The VDD level and temperature changes affect the frequency of
the noise spur. For the maximum and minimum frequency ranges
over temperature and voltage supply range, see Table 1.
TYPICAL OPERATING CIRCUIT
Figure 69 shows the typical operating circuit for the ADGM3121.
VDD is connected to 3.3V. EP connects to GND internally. It is
recommended to connect GND using one large pad on the PCB
to short together GND with EP. Figure 69 shows the ADGM3121
configured to use the internal oscillator as the reference clock to the
driver IC control circuit. Place a 0.1nF capacitor rated to at least
100V DC as close as possible to VCP. Place a 0.1uF capacitor rated
to at least 16V DC as close as possible to VDD.
Figure 69. Typical Operating Circuit in the Parallel Digital Interface Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com