データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD4086BBCZ データシート(PDF) 39 Page - Analog Devices

部品番号 AD4086BBCZ
部品情報  14-Bit, 40 MSPS, Low Noise, Low Power SAR ADC
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD4086BBCZ データシート(HTML) 39 Page - Analog Devices

Back Button AD4086BBCZ Datasheet HTML 35Page - Analog Devices AD4086BBCZ Datasheet HTML 36Page - Analog Devices AD4086BBCZ Datasheet HTML 37Page - Analog Devices AD4086BBCZ Datasheet HTML 38Page - Analog Devices AD4086BBCZ Datasheet HTML 39Page - Analog Devices AD4086BBCZ Datasheet HTML 40Page - Analog Devices AD4086BBCZ Datasheet HTML 41Page - Analog Devices AD4086BBCZ Datasheet HTML 42Page - Analog Devices AD4086BBCZ Datasheet HTML 43Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 91 page
background image
Data Sheet
AD4086
DIGITAL INTERFACE
analog.com
Rev. 0 | 39 of 91
Status Data Transmission
The Interface Status A register (see the Interface Status A Reg-
ister section, Address 0x11) and device status register (see the
Device Status Register section, Address 0x14) contain status data
pertaining to the communications interface and the device itself,
respectively. This data enables troubleshooting of device configura-
tion during development and also provides continuous coverage of
potential communication issues between the host and the interface
once deployed. The SPI controller can access the data through
regular register read operations. However, the AD4086 can be con-
figured to autonomously transmit status data through the SDO line
every time while the SPI controller is sending the SPI instruction
phase data over the SDI. This feature is controlled through the
SEND_STATUS bit in the Interface Configuration C register (see
the Interface Configuration C Register section, Address 0x10), and
it is disabled by default. To enable this bit, set SEND_STATUS = 1.
The status data that is sent is taken from the Interface Status A reg-
ister and from the device status register, but the content is different
depending on the setting of the SHORT_INSTRUCTION bit in the
Interface Configuration B register (see the Interface Configuration
B Register section. (Note that the length of the instruction phase
also depends on this setting). See Table 16 and Table 17 for a
description of the status data sent in each case, where the status
data is sent MSB first.
Table 16. Device Status Data Sent Through the SDO in Long Instruction Mode (SHORT_INSTRUCTION = 0)
Bit
Name
Description
15
Not applicable
Bit 15 is always 0.
14
Not applicable
Bit 14 is always 0.
13
FIFO_FULL
Device Status Register Bit 7: FIFO Full Status Flag.
0: FIFO Not Full.
1: FIFO Full.
12
FIFO_READ_DONE
Device Status Register Bit 6: FIFO Read Done Flag.
0: FIFO Read Not Done.
1: FIFO Read Done.
11
HI_STATUS
Device Status Register Bit 5: High Threshold Detection Status Flag.
0: High Threshold Event Not Detected.
1: High Threshold Event Detected.
10
LO_STATUS
Device Status Register Bit 4: Low Threshold Detection Status Flag.
0: Low Threshold Event Not Detected.
1: Low Threshold Event Detected.
9
ADC_CNV_ERR
Device Status Register Bit 2: ADC Conversion Error Flag.
0: ADC Conversion OK.
1: ADC Conversion Error. A. Conversion period is lower than minimum value for speed grade. B. DSP error.
8
ROM_CRC_ERR
Device Status Register Bit 1: Read Only Memory (ROM) CRC and/or Error Correction Code (ECC) Failure Flag.
0: ROM CRC Check OK.
1: ROM CRC and/or ECC Failure.
7
POR_ANA_FLAG
Device Status Register Bit 3: POR Analog Status. Allows user to detect when an analog POR event has occurred. An analog POR
is triggered at power-up or when the logic supply drops to less than some threshold value, when the ADC reference drops to less
than some threshold value, or when the user issues a software reset.
0: Analog POR Flag Cleared.
1: Analog POR Event Detected.
6
POR_FLAG
Device Status Register Bit 0: POR Status. Allows user to detect when a POR event has occurred. A POR is triggered at power-up
or when the logic supply drops to less than some threshold value or when the user issues a software reset.
0: POR Flag Cleared.
1: POR Event Detected.
5
NOT_READY_ERR
Interface Status A Register Bit 7: Device Not Ready for Transaction. This bit is set if the user attempts to execute an SPI
transaction before the completion of digital initialization.
4
CLOCK_COUNT_ERR
Interface Status A Register Bit 4: Clock Count Error. This bit is set when an incorrect number of clocks is detected in a transaction.
3
CRC_ERR
Interface Status A Register Bit 3: CRC Error. This bit is set when the SPI controller does not send a CRC value or when the CRC
value calculated by the device does not match the value received from the SPI controller.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com