| データシートサーチシステム |
|
AD4086BBCZ データシート(PDF) 44 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD4086BBCZ データシート(HTML) 44 Page - Analog Devices |
|
44 / 91 page ![]() Data Sheet AD4086 DIGITAL INTERFACE analog.com Rev. 0 | 44 of 91 Self Clock Mode In LVDS data interface mode, it is possible to disable the DCO+ and DCO− echo clock output (see the Echo Clock Mode section) by setting LVDS_SELF_CLK_MODE = 1 in the ADC Data Interface Configuration B register (see the ADC Data Interface Configuration B Register section, Address 0x16). This setting puts the device in self clock mode disabling the DCO+ and DCO− output driver, with the benefit of saving interface power as well as reducing the number of LVDS pairs required to interface with the host controller. In this mode, the DCO+ and DCO− pins can be left disconnected; therefore, in single-lane configurations, a minimum of two LVDS pairs (CLK+ and CLK−, DA+ and DA−) are required to connect to each AD4086 instance. The interface connectivity can further be simplified by sharing the interface clock (CLK+ and CLK−) between multiple AD4086 instances. Figure 71. Continuous Conversion Timing, LVDS Data Interface, Single Data Lane, Self Clock Mode Figure 72. Continuous Conversion Timing, LVDS Data Interface, Dual Data Lane, Self Clock Mode |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |