2 / 30 page
PRELIMINARY
CYP15G0401TB
Document #: 38-02112 Rev. **
Page 2 of 30
The parallel input interface may be configured for numerous
forms of clocking to provide the highest flexibility in system
architecture.
Each transmitter contains an independent BIST pattern
generator. This BIST hardware allows at-speed testing of the
high-speed serial data paths in each transmit section, and
across the interconnecting links.
HOTLink II devices are ideal for a variety of applications where
parallel
interfaces
can
be
replaced
with
high-speed,
point-to-point
serial
links.
Some
applications
include
interconnecting backplanes on switches, routers, servers and
video transmission systems.
CYP15G0401TB Transmitter Logic Block Diagram
Serializer
Phase
Encoder
8B/10B
TX
Serializer
Encoder
8B/10B
TX
Serializer
Encoder
8B/10B
TX
Serializer
Encoder
8B/10B
TX
Align
Buffer
Phase
Align
Buffer
Phase
Align
Buffer
Phase
Align
Buffer
x10
x10
x10
x10
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
