AT25DF256 datasheet(26/47 Pages) RENESAS

26 / 47 page

DS-AT25DF256-035 Rev.G

Page 26

2024-01-08

AT25DF256 Datasheet

11.3 Write Status Register Byte 2

The Write Status Register Byte 2 command is used to modify the RSTE. Using the Write Status Register Byte 2

command is the only way to modify the RSTE in the Status Register during normal device operation. Before the

Write Status Register Byte 2 command can be issued, the Write Enable command must have been previously

issued to set the WEL bit in the Status Register to a Logical 1.

To issue the Write Status Register Byte 2 command, the CS pin must first be asserted and then the opcode 31h

must be clocked into the device followed by one byte of data. The one byte of data consists of three don’t-care

bits, the RSTE bit value, and four additional don’t-care bits (see Table 9). Any additional data bytes sent to the

device are ignored. When the CS pin is deasserted, the RSTE bit in the Status Register is modified, and the WEL

bit in the Status Register is reset to a Logical 0.

The complete one byte of data must be clocked into the device before the CS pin is deasserted, and the CS pin

must be deasserted on even byte boundaries (multiples of eight bits); otherwise, the device stops the operation,

the state of the RSTE bit does not change, and the WEL bit in the Status Register is reset to the Logical 0 state.

Figure 20. Write Status Register Byte 2

Table 9. Write Status Register Byte 2 Format

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

RSTE

SCK

MSB

0011000

Opcode

10 11

814 15

MSB

XXX

Status Register In

Byte 2

High-impedance

AT25DF256 データシート(PDF) 26 Page - Renesas Technology Corp

AT25DF256 データシート(HTML) 26 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47

データシートダウンロード