データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MPC8245 データシート(PDF) 49 Page - Freescale Semiconductor, Inc

部品番号 MPC8245
部品情報  Integrated Processor Hardware Specifications
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  FREESCALE [Freescale Semiconductor, Inc]
ホームページ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8245 データシート(HTML) 49 Page - Freescale Semiconductor, Inc

Back Button MPC8245 Datasheet HTML 45Page - Freescale Semiconductor, Inc MPC8245 Datasheet HTML 46Page - Freescale Semiconductor, Inc MPC8245 Datasheet HTML 47Page - Freescale Semiconductor, Inc MPC8245 Datasheet HTML 48Page - Freescale Semiconductor, Inc MPC8245 Datasheet HTML 49Page - Freescale Semiconductor, Inc MPC8245 Datasheet HTML 50Page - Freescale Semiconductor, Inc MPC8245 Datasheet HTML 51Page - Freescale Semiconductor, Inc MPC8245 Datasheet HTML 52Page - Freescale Semiconductor, Inc MPC8245 Datasheet HTML 53Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 68 page
background image
MPC8245 Integrated Processor Hardware Specifications, Rev. 10
Freescale Semiconductor
49
System Design
Figure 26. COP Connector Diagram
HRESET 7
HRST_CPU
HRST_CTRL
From Target
Board Sources
COP_HRESET
13
SRESET 5
SRESET 5
SRESET 5
NC
NC
NC
11
VDD_SENSE
6
5 2
15 3
1 k
Ω
10 k
Ω
10 k
Ω
10 k
Ω
OVDD
OVDD
OVDD
OVDD
CHKSTOP_IN 6
CHKSTOP_IN 6
8
TMS
TDO
TDI
TCK
TMS
TDO
TDI
TCK
9
1
3
4
COP_TRST
7
16
2
10
12
(if any)
14 4
Key
QACK 1
OVDD
OVDD
10 k
Ω
OVDD
TRST 7
10 k
Ω
OVDD
10 k
Ω
10 k
Ω
MPC8245
3
13
9
5
1
6
10
2
15
11
7
16
12
8
4
KEY
No pin
COP Connector
Physical Pin Out
0
Ω 8
Note:
1 QACK is an output and is not required at the COP header for emulation.
2 RUN/STOP normally found on pin 5 of the COP header is not implemented on the MPC8245. Connect pin 5 of the COP
header to OVDD with a 1-kΩ pull-up resistor.
3 CKSTP_OUT normally on pin 15 of the COP header is not implemented on the MPC8245. Connect pin 15 of the COP
header to OVDD with a 10-kΩ pull-up resistor.
4 Pin 14 is not physically present on the COP header.
5 SRESET functions as output SDMA12 in extended ROM mode.
6 CHKSTOP_IN functions as output SDMA14 in extended ROM mode.
7 The COP port and target board should be able to independently assert HRESET and TRST to the processor to control
the processor as shown.
8 If the JTAG interface is implemented, connect HRESET from the target source to TRST from the COP header through
an AND gate to TRST of the part. If the JTAG interface is not implemented, connect HRESET from the target source to
TRST of the part through a 0-
Ω isolation resistor.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com