データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ST7FOXK2 データシート(PDF) 35 Page - STMicroelectronics

部品番号 ST7FOXK2
部品情報  8-bit MCU with single voltage Flash memory, SPI, I²C, ADC, timers
PDF  226 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7FOXK2 データシート(HTML) 35 Page - STMicroelectronics

Back Button ST7FOXK2 Datasheet HTML 31Page - STMicroelectronics ST7FOXK2 Datasheet HTML 32Page - STMicroelectronics ST7FOXK2 Datasheet HTML 33Page - STMicroelectronics ST7FOXK2 Datasheet HTML 34Page - STMicroelectronics ST7FOXK2 Datasheet HTML 35Page - STMicroelectronics ST7FOXK2 Datasheet HTML 36Page - STMicroelectronics ST7FOXK2 Datasheet HTML 37Page - STMicroelectronics ST7FOXK2 Datasheet HTML 38Page - STMicroelectronics ST7FOXK2 Datasheet HTML 39Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 226 page
background image
ST7FOXF1, ST7FOXK1, ST7FOXK2
Supply, reset and clock management
35/226
These bytes are systematically programmed by ST.
6.1.2
Customized RC calibration
If the application requires a higher frequency accuracy or if the voltage or temperature
conditions change in the application, the frequency may need to be recalibrated. Two non-
volatile bytes (RCCRH_USER and RCCRL_USER) are reserved for storing these new
values. These two-byte area is Electrically Erasable Programmable Read Only Memory.
Note:
Refer to application note AN1324 for information on how to calibrate the RC frequency using
an external reference signal.
How to program RCCRH_USER and RCCRL_USER
To access the write mode, the RCCLAT bit has to be set by software (the RCCPGM bit
remains cleared). When a write access to this two-byte area occurs, the values are latched.
When RCCPGM bit is set by the software, the latched data are programmed in the
EEPROM cells. To avoid wrong programming, the user must take care to only access these
two-byte addresses.
At the end of the programming cycle, the RCCPGM and RCCLAT bits are cleared
simultaneously.
Note:
During the programming cycle, it is forbidden to access the latched data (see Figure 9).
Figure 9.
RCCRH_USER and RCCRL_USER programming flowchart
Note:
If a programming cycle is interrupted (by a reset action), the integrity of the data in memory
is not guaranteed.
Access error handling
If a read access occurs while RCCLAT=1, then the data bus will not be driven.
If a write access occurs while RCCLAT=0, then the data on the bus will not be latched.
READ MODE
RCCLAT=0
RCCPGM=0
WRITE MODE
RCCLAT=1
RCCPGM=0
READ BYTES
WRITE THE 2 BYTES
AT THEIR ADDRESS
START PROGRAMMING CYCLE
RCCLAT=1
RCCPGM=1 (set by software)
RCCLAT
01
CLEARED BY HARDWARE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com