M36DR232 datasheet(2/46 Pages) STMICROELECTRONICS

部品番号	M36DR232

部品情報	32 Mbit 2Mb x16, Dual Bank, Page Flash Memory and 2 Mbit 128K x16 SRAM, Multiple Memory Product

PDF	46 Pages

Scroll/Zoom	100%

メーカー	STMICROELECTRONICS [STMicroelectronics]

ホームページ	http://www.st.com

Logo

2 / 46 page

M36D232A, M36DR232B

2/46

DESCRIPTION

The M36DR232 is a multichip memory device con-

taining a 32 Mbit boot block Flash memory and a

4Mbit of SRAM. Thedeviceis offered in aStacked

LFBGA66 (0.8 mm pitch) package.

The two components are distinguished by use with

three chip enable inputs: EF for the Flash memory

and, E1S and E2S for the SRAM. The two compo-

nents are also separately power supplied and

grounded.

Figure 2. Logic Diagram

Table 1. Signal Names

AI05440

A0-A20

DQ0-DQ15

M36DR232A

M36DR232B

VSSF

RPF

WPF

E1S

E2S

UBS

LBS

VSSS

VDDF VPPF VDDS

A0-A16

Address Inputs

A17-A20

Address Inputs for Flash Chip only

DQ0-DQ15

Data Input/Output

VDDF

Flash Power Supply

VPPF

Flash Optional Supply Voltage for Fast

Program & Erase

VSSF

Flash Ground

VDDS

SRAM Power Supply

VSSS

SRAM Ground

Not Connected Internally

Flash control functions

Chip Enable input

Output Enable input

Write Enable input

RPF

Reset input

WPF

Write Protect input

SRAM control functions

E1S, E2S

Chip Enable input

Output Enable input

Write Enable input

UBS

Upper Byte Enable input

LBS

Lower Byte Enable input

M36DR232 データシート(PDF) 2 Page - STMicroelectronics

M36DR232 データシート(HTML) 2 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

データシートダウンロード