データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

RA4M3 データシート(PDF) 61 Page - Renesas Technology Corp

部品番号 RA4M3
部品情報  Renesas Microcontrollers
PDF  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

RA4M3 データシート(HTML) 61 Page - Renesas Technology Corp

Back Button RA4M3 Datasheet HTML 57Page - Renesas Technology Corp RA4M3 Datasheet HTML 58Page - Renesas Technology Corp RA4M3 Datasheet HTML 59Page - Renesas Technology Corp RA4M3 Datasheet HTML 60Page - Renesas Technology Corp RA4M3 Datasheet HTML 61Page - Renesas Technology Corp RA4M3 Datasheet HTML 62Page - Renesas Technology Corp RA4M3 Datasheet HTML 63Page - Renesas Technology Corp RA4M3 Datasheet HTML 64Page - Renesas Technology Corp RA4M3 Datasheet HTML 65Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 98 page
background image
Table 2.30
IIC timing (2)
Setting of the SCL0_A, SDA0_A pins is not required with the Port Drive Capability bit in the PmnPFS register.
Parameter
Symbol
Min
Max
Unit
Test conditions
IIC
(Fast-mode+)
ICFER.FMPE = 1
SCL input cycle time
tSCL
6 (12) × tIICcyc +
240
—
ns
Figure 2.43
SCL input high pulse width
tSCLH
3 (6) × tIICcyc + 120 —
ns
SCL input low pulse width
tSCLL
3 (6) × tIICcyc + 120 —
ns
SCL, SDA rise time
tSr
—
120
ns
SCL, SDA fall time
tSf
20 × (external
pullup voltage/
5.5V)
120
ns
SCL, SDA input spike pulse
removal time
tSP
0
1 (4) × tIICcyc
ns
SDA input bus free time when
wakeup function is disabled
tBUF
3 (6) × tIICcyc + 120 —
ns
SDA input bus free time when
wakeup function is enabled
tBUF
3 (6) × tIICcyc + 4 ×
tPcyc + 120
—
ns
Start condition input hold time
when wakeup function is disabled
tSTAH
tIICcyc + 120
—
ns
START condition input hold time
when wakeup function is enabled
tSTAH
1 (5) × tIICcyc +
tPcyc + 120
—
ns
Restart condition input setup time
tSTAS
120
—
ns
Stop condition input setup time
tSTOS
120
—
ns
Data input setup time
tSDAS
tIICcyc + 30
—
ns
Data input hold time
tSDAH
0
—
ns
SCL, SDA capacitive load
Cb*1
—
550
pF
Note:
tIICcyc: IIC internal reference clock (IICφ) cycle, tPcyc: PCLKB cycle.
Note:
Values in parentheses apply when ICMR3.NF[1:0] is set to 11b while the digital filter is enabled with ICFER.NFE set to 1.
Note 1. Cb indicates the total capacity of the bus line.
SDAn
SCLn
VIH
VIL
tSTAH
tSCLH
tSCLL
P*1
S*1
tSf
tSr
tSCL
tSDAH
tSDAS
tSTAS
tSP
tSTOS
P*1
tBUF
Sr*1
Note 1. S, P, and Sr indicate the following conditions:
S: Start condition
P: Stop condition
Sr: Restart condition
Figure 2.43
I2C bus interface input/output timing
RA4M3 Datasheet
2. Electrical Characteristics
R01DS0368EJ0150 Rev.1.50
Apr 25, 2025
Page 61 of 98



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com