| データシートサーチシステム |
|
ST10F280 データシート(PDF) 154 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST10F280 データシート(HTML) 154 Page - STMicroelectronics |
|
154 / 186 page ![]() ST10F280 154/186 XPERCON (F024h / 12h) ESFR Reset Value: - - 05h Note: - When both CAN and XPWM are disabled via XPERCON setting, then any access in the address range 00’EC00h 00’EFFFh will be directed to external memory interface, using the BUSCONx register corresponding to address matching ADDRSELx register. P4.4 and P4.7 can be used as General Purpose I/O when CAN2 is not enabled, and P4.5 and P4.6 can be used as General Purpose I/O when CAN1 is not enabled. - The default XPER selection after Reset is : XCAN1 is enabled, XCAN2 is disabled, XRAM is enabled, XPORT9, XTIMER, XPORT10, XPWM are disabled. - Register XPERCON cannot be changed after the global enabling of XPeripherals, i.e. after setting of bit XPEN in SYSCON register. 15 14 13 12 11 10 98765 4 3 2 1 0 --- ------- - XPWMEN XPERCONEN3 XRAMEN CAN2EN CAN1EN RW RW RW RW RW Bit Function CAN1EN 0 1 CAN1 Enable Bit Accesses to the on-chip CAN1 XPeripheral and its functions are disabled. P4.5 and P4.6 pins can be used as general purpose I/Os. Address range 00’EF00h-00’EFFFh is only directed to external memory if CAN2EN and XPWM bits are cleared also. The on-chip CAN1 XPeripheral is enabled and can be accessed. CAN2EN 0 1 CAN2 Enable Bit Accesses to the on-chip CAN2 XPeripheral and its functions are disabled. P4.4 and P4.7 pins can be used as general purpose I/Os. Address range 00’EE00h-00’EEFFh is only directed to external memory if CAN1EN and XPWM bits are cleared also. The on-chip CAN2 XPeripheral is enabled and can be accessed. XRAMEN 0 1 XRAM Enable Bit Accesses to the on-chip 16K Byte XRAM are disabled, external access performed. The on-chip 16K Byte XRAM is enabled and can be accessed. XPERCONEN3 0 1 XPORT9,XTIMER, XPORT10, XADCMUX Enable Bit Accesses to the XPORT9, XTIMER, XPORT10, XADCMUX peripherals are disabled, external access performed. The on-chip XPORT9, XTIMER, XPORT10, XADCMUX peripherals are enabled and can be accessed. XPWMEN 0 1 XPWM Enable Bit Accesses to the on-chip XPWM are disabled, external access performed. Address range 00’EC00h-00’ECFFh is only directed to external memory if CAN1EN and CAN2EN are ‘0’ also The on-chip XPWM is enabled and can be accessed. |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |