データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ST20-GP1 データシート(PDF) 64 Page - STMicroelectronics

部品番号 ST20-GP1
部品情報  GPS PROCESSOR
PDF  116 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST20-GP1 データシート(HTML) 64 Page - STMicroelectronics

Back Button ST20-GP1 Datasheet HTML 60Page - STMicroelectronics ST20-GP1 Datasheet HTML 61Page - STMicroelectronics ST20-GP1 Datasheet HTML 62Page - STMicroelectronics ST20-GP1 Datasheet HTML 63Page - STMicroelectronics ST20-GP1 Datasheet HTML 64Page - STMicroelectronics ST20-GP1 Datasheet HTML 65Page - STMicroelectronics ST20-GP1 Datasheet HTML 66Page - STMicroelectronics ST20-GP1 Datasheet HTML 67Page - STMicroelectronics ST20-GP1 Datasheet HTML 68Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 116 page
background image
ST20-GP1
64/116
®
LPAlarmLS and LPAlarmMS
The LPAlarmLS and LPAlarmMS registers are the least significant word and most significant word
of the LPAlarm register. This is used to program the low power alarm.
Table 10.5 LPAlarmLS register format
Table 10.6 LPAlarmMS register format
LPAlarmStart
A write to the LPAlarmStart register starts the low power alarm counter. The counter is stopped
and the LPStart register reset if either counter word (LPTimerLS and LPTimerMS) is written.
Table 10.7 LPAlarmStart register format
LPSysPll
The LPSysPll register controls the System Clock PLL operation when low power mode is entered.
This allows a compromise between wake-up time and power consumption during stand-by.
Table 10.8 LPSysPll register format
LPAlarmLS
LPC base address + #410
Read/Write
Bit
Bit field
Function
31:0
LPAlarmLS
Least significant word of the low power alarm.
LPAlarmMS
LPC base address + #414
Read/Write
Bit
Bit field
Function
7:0
LPAlarmMS
Most significant word of the low power alarm.
LPAlarmStart
LPC base address + #418
Write
Bit
Bit field
Function
0
LPAlarmStart
A write to this bit starts the low power alarm counter.
LPSysPll
LPC base address + #420
Read/Write
Bit
Bit field
Function
1:0
LPSysPll
Determines the system clock PLL when low power mode is entered, as follows:
LPSysPll1:0
System clock
00
PLL off
01
PLL reference on and power on
10
PLL reference on and power on
11
PLL on



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com