ST75C520 datasheet(5/45 Pages) STMICROELECTRONICS

5 / 45 page

I.7 - Power Supply

Symbol

Parameter

VDD

Digital +5V (Pin 9, 25, 41). To be connected to AVDD (see below).

GND

Digital Ground (Pin 8, 24, 40). To be connected to AGNDT and AGNDR (see below).

AVDD

Analog +5V (Pin 62). To be connected to VDD (see below).

AGNDT

Analog Transmit Ground (Pin 64). To be connected to GND (see below).

AGNDR

Analog Receive Ground (Pin 59). To be connected to GND (see below).

AGNDT and AGNDR must be connected together as close as possible to the chip.

GND and AGNDR board plans should be separated, then connected together as close as possible to the

chip, at a single point. Similarly VDD and AVDD must ne connected as close as possible to the chip, at a

single point.

V.21 FLAG

DETECTOR

TONE

DETECTOR

RING

DETECTOR

V.24

INTERFACE

HANDSHAKE AND

STATUS REPORT

V.17, V.29, V.27

FAX RECEIVER

ANALOG

V.17, V.29, V.27

FAX TRANSMITTER

HDLC

DUAL RAM

INTERFACE

HDLC

MUX

DPLL

TXA1

TXA2

RXA1

RXA2

SD [0..7]

(26 to 33)

SINTR

ST75C520

II - BLOCK DIAGRAMS

II.1 - Functional Block Diagram

ST75C520

5/45

ST75C520 データシート(PDF) 5 Page - STMicroelectronics

ST75C520 データシート(HTML) 5 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

データシートダウンロード

リンク URL

ST75C520 データシート(PDF) 5 Page - STMicroelectronics

ST75C520 データシート(HTML) 5 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

データシート ダウンロード

リンク URL

データシートダウンロード