データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ST92F120JR9T データシート(PDF) 308 Page - STMicroelectronics

部品番号 ST92F120JR9T
部品情報  8/16-BIT FLASH MCU FAMILY WITH RAM, EEPROM AND J1850 BLPD
PDF  320 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST92F120JR9T データシート(HTML) 308 Page - STMicroelectronics

Back Button ST92F120JR9T Datasheet HTML 304Page - STMicroelectronics ST92F120JR9T Datasheet HTML 305Page - STMicroelectronics ST92F120JR9T Datasheet HTML 306Page - STMicroelectronics ST92F120JR9T Datasheet HTML 307Page - STMicroelectronics ST92F120JR9T Datasheet HTML 308Page - STMicroelectronics ST92F120JR9T Datasheet HTML 309Page - STMicroelectronics ST92F120JR9T Datasheet HTML 310Page - STMicroelectronics ST92F120JR9T Datasheet HTML 311Page - STMicroelectronics ST92F120JR9T Datasheet HTML 312Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 308 / 320 page
background image
308/320
ST92F120 - ELECTRICAL CHARACTERISTICS
SPI TIMING TABLE
(VDD =5V ± 10%, TA = 40°C to +105°C, CLoad = 50pF, fINTCLK = 24MHz, unless otherwise specified)
Note:
Measurement points are VOL,VOH,VIL and VIH in the SPI Timing Diagram.
(1) Values guaranteed bu design.
Legend:
Tck = INTCLK period = OSCIN period when OSCIN is not divided by 2;
2 x OSCIN period when OSCIN is divided by 2;
OSCIN period x PLL factor when the PLL is enabled.
N
° Symbol
Parameter
Condition
Value (1)
Unit
Min
Max
fSPI
SPI frequency
Master
Slave
fINTCLK / 128
0
fINTCLK /4
fINTCLK /2
MHz
1tSPI
SPI clock period
Master
Slave
4 x Tck
2 x Tck
ns
2tLead
Enable lead time
Slave
40
ns
3tLag
Enable lag time
Slave
40
ns
4tSPI_H
Clock (SCK) high time
Master
Slave
80
90
ns
5tSPI_L
Clock (SCK) low time
Master
Slave
80
90
ns
6tSU
Data set-up time
Master
Slave
40
40
ns
7tH
Data hold time (inputs)
Master
Slave
40
40
ns
8tA
Access time (time to data active
from high impedance state)
Slave
0
120
ns
9tDis
Disable time (hold time to high im-
pedance state)
240
ns
10
tV
Data valid
Master (before capture edge)
Slave (after enable edge)
Tck / 4
120
ns
ns
11
tHold
Data hold time (outputs)
Master (before capture edge)
Slave (after enable edge)
Tck / 4
0
ns
ns
12
tRise
Rise time
(20% VDD to 70% VDD,CL = 200pF)
Outputs: SCK,MOSI,MIS O
Inputs: SCK,MOSI,MISO,SS
100
100
ns
µs
13
tFall
Fall time
(70% VDD to 20% VDD,CL = 200pF)
Outputs: SCK,MOSI,MIS O
Inputs: SCK,MOSI,MISO,SS
100
100
ns
µs
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com