データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ADE7569 データシート(PDF) 94 Page - Analog Devices

部品番号 ADE7569
部品情報  Single-Phase Energy Measurement IC with 8052 MCU, RTC and LCD driver
PDF  148 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

ADE7569 データシート(HTML) 94 Page - Analog Devices

Back Button ADE7569 Datasheet HTML 90Page - Analog Devices ADE7569 Datasheet HTML 91Page - Analog Devices ADE7569 Datasheet HTML 92Page - Analog Devices ADE7569 Datasheet HTML 93Page - Analog Devices ADE7569 Datasheet HTML 94Page - Analog Devices ADE7569 Datasheet HTML 95Page - Analog Devices ADE7569 Datasheet HTML 96Page - Analog Devices ADE7569 Datasheet HTML 97Page - Analog Devices ADE7569 Datasheet HTML 98Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 94 / 148 page
background image
ADE75xx/ADE71xx
Preliminary Technical Data
Rev. PrE | Page 94 of 148
1
1/3
LCD Multiplex level
LMUX[1:0]
0
0
Reserved
0
1
2x
FP27/COM3 is used as FP27
FP28/COM2 is used as FP28
1
0
3x
FP27/COM3 is used as FP27
FP28/COM2 is used as COM2
1-0
LMUX[1:0]
0
1
1
4x
FP27/COM3 is used as COM3
FP28/COM2 is used as COM2
Table 75. LCD Configuration X SFR (LCDCONX, 0x9C)
Bit
Location
Bit
Mnemonic
Default
Value
Description
7
Reserved
0
Reserved
External Resistor Ladder selection bit.
0
External resistor ladder is disabled. Charge pump is enabled.
6
EXTRES
0
1
External resistor ladder is enabled. Charge pump is disabled.
5-0
BIASLVL[5:0]
0
Bias Level Selection bits. See Table 76.
Table 76. LCD bias voltage when contrast control is enabled
1/2 Bias
1/3 Bias
BLVL[5]
VA (V)
VB
VC
VB
VC
0
[]
31
0
:
4
BLVL
V
ref ×
1
[]
⎛ +
×
31
0
:
4
1
BLVL
V
ref
VB = VA
VC = 2 x VA
VB = 2 x VA
VC = 3 x VA
Table 77. LCD Configuration Y SFR (LCDCONY, 0xB1)
Bit
Location
Bit
Mnemonic
Default
Value
Description
7
Reserved
0
This bit should be kept cleared for proper operation
6
INV_LVL
0
Frame Inversion Mode Enable bit
If this bit is set, frames are inverted every other frame
If this bit is cleared, frames are not inverted
5-2
Reserved
0
These bits should be kept cleared for proper operation
1
UPDATEOVER
0
Update finished flag bit. This bit is updated by LCD driver.
When set, indicates that the LCD memory has been updated and a new
frame has begun.
0
REFRESH
0
Refresh LCD data memory bit, this bit should be set by user.
When set, the LCD driver does not use the data in the LCD data registers to
update display. The LCD data registers can be updated by the 8052.
When clear, the LCD driver will use the data in the LCD data registers to
update display at the next frame.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com