データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

STA529 データシート(PDF) 19 Page - STMicroelectronics

部品番号 STA529
部品情報  2 x 100 mW class-D amplifier with analog or digital input 2.0 multichannel digital audio processor with FFX
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA529 データシート(HTML) 19 Page - STMicroelectronics

Back Button STA529 Datasheet HTML 15Page - STMicroelectronics STA529 Datasheet HTML 16Page - STMicroelectronics STA529 Datasheet HTML 17Page - STMicroelectronics STA529 Datasheet HTML 18Page - STMicroelectronics STA529 Datasheet HTML 19Page - STMicroelectronics STA529 Datasheet HTML 20Page - STMicroelectronics STA529 Datasheet HTML 21Page - STMicroelectronics STA529 Datasheet HTML 22Page - STMicroelectronics STA529 Datasheet HTML 23Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 58 page
background image
STA529
PLL
19/58
PLL filter
Figure 5 shows the PLL filter scheme. Recommended values are R1 = 12.5 k
Ω,
C1 = 250 pF, and C2 = 82 pF.
Figure 5.
PLL filter scheme
Table 8 on page 13 gives a typical lock time value for the PLL.
5.2
Configuration examples
The STA529 PLL can be configured in two ways:
●
default startup configuration
●
direct PLL programming
The default startup configuration reads the device’s defaults. With this configuration, it is not
necessary to program the PLL dividers directly as some presets are used. In this mode, the
oversampling ratio between pins XTI (or MCLK33) and LRCLKI is fixed to 256.
The direct PLL programming bypasses the automatic presets allowing direct programming
of the PLL dividers.
The output PLL frequency can be determined as following:
Output division factor:
ODF = 2
Relation between input and output clock frequency:
FINFIN = FXTI / IDF
If register bit PLLCFG0.FRAC_CTRL = 1
FVCO = FINFIN * (LDF + FRACT/2
16 + 1/217)
FPHI = FVCO / ODF
When register bit PLLCFG0.DITHER_DISABLE[1] = 1, the 1/217 factor is not in the
multiplication. This is recommended in order to keep register bit
PLLCFG0.DITHER_DISABLE[1] = 0, otherwise there can be spurious signals in the output
clock spectrum.
C2
R1
C1
Vc
Ground



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com