データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STA529 データシート(PDF) 32 Page - STMicroelectronics

部品番号 STA529
部品情報  2 x 100 mW class-D amplifier with analog or digital input 2.0 multichannel digital audio processor with FFX
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA529 データシート(HTML) 32 Page - STMicroelectronics

Back Button STA529 Datasheet HTML 28Page - STMicroelectronics STA529 Datasheet HTML 29Page - STMicroelectronics STA529 Datasheet HTML 30Page - STMicroelectronics STA529 Datasheet HTML 31Page - STMicroelectronics STA529 Datasheet HTML 32Page - STMicroelectronics STA529 Datasheet HTML 33Page - STMicroelectronics STA529 Datasheet HTML 34Page - STMicroelectronics STA529 Datasheet HTML 35Page - STMicroelectronics STA529 Datasheet HTML 36Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 58 page
background image
I2C interface
STA529
32/58
9
I2C interface
This section describes the communication protocol of the I2C interface.
9.1
Data transition and change
Data changes on the SDA line must only occur when the SCL clock is low. SDA transition
while the clock is high is used to identify a start or stop condition.
9.2
Start condition
A start condition is identified by a high to low transition of the data bus SDA signal while the
clock signal SCL is stable in the high state. A start condition must precede any command for
data transfer.
9.3
Stop condition
A stop condition is identified by low to high transition of the data bus SDA signal while the
clock signal SCL is stable in the high state. A stop condition terminates communication
between the STA529 and the master bus.
9.4
Data input
During data input, the STA529 samples the SDA signal on the rising edge of clock SCL. For
correct device operation the SDA signal must be stable during the rising edge of the clock
and the data can change only when the SCL line is low.
9.5
Device addressing
To start communication between the master and the STA529, the master must initiate with a
start condition. Following this, the master sends onto the SDA line 8 bits (MSB first)
corresponding to the device select address and read or write mode.
The 7 most significant bits are the device address identifiers, corresponding to the I2C bus
definition. In the STA529, the I2C interface has the device address 0x34.
The 8th bit (LSB) identifies read or write operation (R/W), this bit is set to 1 in read mode
and 0 in write mode. After a start condition, the STA529 identifies on the bus the device
address and if a match is found, it acknowledges the identification on SDA bus during the
9th bit time. The byte following the device identification byte is the internal space address.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com