| データシートサーチシステム |
|
MSC7118 データシート(PDF) 41 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MSC7118 データシート(HTML) 41 Page - Freescale Semiconductor, Inc |
|
41 / 60 page ![]() Hardware Design Considerations MSC7118 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 7 Freescale Semiconductor 41 3.2.2.1 Case 1 The power-up sequence is as follows: 1. Turn on the VDDIO (3.3 V) supply first. 2. Turn on the VDDC (1.2 V) supply second. 3. Turn on the VDDM (2.5 V) supply third. 4. Turn on the VREF (1.25 V) supply fourth (last). The power-down sequence is as follows: 1. Turn off the VREF (1.25 V) supply first. 2. Turn off the VDDM (2.5 V) supply second. 3. Turn off the VDDC (1.2 V) supply third. 4. Turn of the VDDIO (3.3 V) supply fourth (last). Use the following guidelines: • Make sure that the time interval between the ramp-down of VDDIO and VDDC is less than 10 ms. • Make sure that the time interval between the ramp-up or ramp-down for VDDC and VDDM is less than 10 ms for power-up and power-down. • Refer to Figure 26 for relative timing for power sequencing case 1. Figure 26. Voltage Sequencing Case 1 Time Ramp-down Ramp-up VDDIO = 3.3 V VDDM = 2.5 V VDDC = 1.2 V VREF = 1.25 V <10 ms <10 ms <10 ms <10 ms |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |