データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

HD404618TF データシート(PDF) 12 Page - Renesas Technology Corp

部品番号 HD404618TF
部品情報  4-Bit Single-Chip Microcomputer
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD404618TF データシート(HTML) 12 Page - Renesas Technology Corp

Back Button HD404618TF Datasheet HTML 8Page - Renesas Technology Corp HD404618TF Datasheet HTML 9Page - Renesas Technology Corp HD404618TF Datasheet HTML 10Page - Renesas Technology Corp HD404618TF Datasheet HTML 11Page - Renesas Technology Corp HD404618TF Datasheet HTML 12Page - Renesas Technology Corp HD404618TF Datasheet HTML 13Page - Renesas Technology Corp HD404618TF Datasheet HTML 14Page - Renesas Technology Corp HD404618TF Datasheet HTML 15Page - Renesas Technology Corp HD404618TF Datasheet HTML 16Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 91 page
background image
HD404618 Series
10
0
$000
$000
63
64
80
112
959
960
1023
$03F
$040
$050
$070
$100
$3FF
4
5
6
7
0
1
2
3
12
13
14
15
8
9
10
11
16
17
32
35
48
18
19
20
49
50
51
63
$001
$002
$003
$004
$005
$006
$007
$008
$009
$00A
$00B
$00C
$00D
$00E
$00F
$010
$011
$012
$013
$014
$020
$023
$030
$031
$032
$033
$03B
$03C
$03D
$03F
$00A
$00B
$00E
$00F
W
W
R/W
W
W
W
W
W
W
W
W
W
W
W
W
W
W
W
W
W
W
W
R
R
R
R
W
R/W
R/W
R/W
R/W
R/W
R/W
$100
$2CF
61
59
60
$3BF
$3C0
$2CF
RAM-mapped registers
Memory registers (MR)
LCD display area (32 digits)
Data (144 digits)
Data (464 digits
2)
V = 0 (bank 0)
V = 1 (bank 1)
Not used
Stack (64 digits)
Interrupt control bits area
Port mode register A
(PMRA)
Serial mode register
(SMR)
Serial data register lower (SRL)
Serial data register upper (SRU)
Timer mode register A
(TMA)
Timer mode register B
(TMB)
Timer B
(TCBL/TLRL)
(TCBU/TLRU)
Miscellaneous register
(MIS)
Timer mode register C
(TMC)
Timer C
(TCCL/TCRL)
(TCCU/TCRU)
TG mode register
(TGM)
TG control register
(TGC)
Port mode register B
(PMRB)
LCD control register
(LCR)
LCD mode register
(LMR)
Not used
Register flag area
Not used
Port R0 DCR
(DCR0)
Port R1 DCR
(DCR1)
Port R2 DCR
(DCR2)
Port R3 DCR
(DCR3)
Not used
Port D –D DCR
(DCRB)
Port D –D DCR
(DCRC)
Port D –D DCR
(DCRD)
Not used
V register
(V-REG)
03
47
89
Data (464 digits)
V = 0 (bank 0)
Data (464 digits)
V = 1 (bank 1)
10
11
14
15
Timer counter B, lower
(TCBL)
Timer counter B, upper
(TCBU)
Timer counter C, lower
(TCCL)
Timer counter C, upper
(TCCU)
Timer load register B, lower
(TLRL)
Timer load register B, upper
(TLRU)
Timer load register C, lower
(TCRL)
Timer load register C, upper
(TCRU)
R: Read only
W: Write only
R/W: Read/write
× *
Note: Do not use any area labelled “Not used”
* The data area has two banks:
V = 0 (bank 0) and V = 1 (bank 1)
Figure 2 RAM Memory Map



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com