4513 datasheet(49/97 Pages) RENESAS

49 / 97 page

4513/4514 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

MITSUBISHI MICROCOMPUTERS

(1) Power-on reset

Reset can be performed automatically at power on (power-on re-

set) by connecting resistors, a diode, and a capacitor to RESET

pin. Connect RESET pin and the external circuit at the shortest dis-

tance.

Fig. 34 Power-on reset circuit example

(2) Internal state at reset

Table 19 shows port state at reset, and Figure 35 shows internal

state at reset (they are the same after system is released from re-

set). The contents of timers, registers, flags and RAM except

shown in Figure 35 are undefined, so set the initial value to them.

Table 19 Port state at reset

Name

D0–D5

D6/CNTR0, D7/CNTR1

P00–P03

P10–P13

P20/SCK, P21/SOUT, P22/SIN

P30/INT0, P31/INT1

P32, P33 (Note 4)

P40/AIN4–P43/AIN7 (Note 4)

P50–P53 (Note 4)

Notes 1: Output latch is set to “1.”

2: Pull-up transistor is turned OFF.

3: After system is released from reset, port P5 is in the input mode. (Direction register FR0 = 00002)

4: The 4513 Group does not have these ports.

Function

D0–D5

D6, D7

P00–P03

P10–P13

P20–P22

P30, P31

P32, P33

P40–P43

P50–P53

State

High impedance (Note)

High impedance (Notes 1, 2)

High impedance

High impedance (Note 1)

High impedance (Note 3)

RESET pin

WEF

(Note)

Internal reset signal

Voltage drop detection circuit

Watchdog timer output

VDD

RESET pin voltage

Power-on

Reset released

Internal reset signal

Reset state

Note:

This symbol represents a parasitic diode.

Applied potential to RESET pin must be VDD or less.

VDD

4513 データシート(PDF) 49 Page - Renesas Technology Corp

4513 データシート(HTML) 49 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97

データシートダウンロード