データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

M32C/8A データシート(PDF) 328 Page - Renesas Technology Corp

部品番号 M32C/8A
部品情報  RENESAS MCU M16C FAMILY / M32C/80 Series
PDF  372 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M32C/8A データシート(HTML) 328 Page - Renesas Technology Corp

Back Button M32C/8A Datasheet HTML 324Page - Renesas Technology Corp M32C/8A Datasheet HTML 325Page - Renesas Technology Corp M32C/8A Datasheet HTML 326Page - Renesas Technology Corp M32C/8A Datasheet HTML 327Page - Renesas Technology Corp M32C/8A Datasheet HTML 328Page - Renesas Technology Corp M32C/8A Datasheet HTML 329Page - Renesas Technology Corp M32C/8A Datasheet HTML 330Page - Renesas Technology Corp M32C/8A Datasheet HTML 331Page - Renesas Technology Corp M32C/8A Datasheet HTML 332Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 328 / 372 page
background image
M32C/8A Group
23. Electrical Characteristics
Rev.1.00
Jul 15, 2007
Page 311 of 352
REJ09B0385-0100
Switching Characteristics
(VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85
°C unless otherwise specified)
Table 23.26
Microprocessor Mode (when accessing external memory space)
NOTES:
1. Values, which depend on BCLK frequency, can be obtained from the following equations.
2. Values, which depend on BCLK frequency and external bus cycles, can be obtained from the following
equations.
3. tc [ns] is added when recovery cycle is inserted.
Symbol
Parameter
Measurement
Condition
Standard
Unit
Min.
Max.
td(BCLK-AD)
Address output delay time
See Figure
23.2
18
ns
th(BCLK-AD)
Address output hold time (BCLK standard)
-3
ns
th(RD-AD)
Address output hold time (RD standard)(3)
0
ns
th(WR-AD)
Address output hold time (WR standard)(3)
(note 1)
ns
td(BCLK-CS)
Chip-select signal output delay time
18
ns
th(BCLK-CS)
Chip-select signal output hold time (BCLK standard)
-3
ns
th(RD-CS)
Chip-select signal output hold time (RD standard)(3)
0
ns
th(WR-CS)
Chip-select signal output hold time (WR standard)(3)
(note 1)
ns
td(BCLK-RD)
RD signal output delay time
18
ns
th(BCLK-RD)
RD signal output hold time
-5
ns
td(BCLK-WR)
WR signal output delay time
18
ns
th(BCLK-WR)
WR signal output hold time
-5
ns
td(DB-WR)
Data output delay time (WR standard)
(note 2)
ns
th(WR-DB)
Data output hold time (WR standard)(3)
(note 1)
ns
tw(WR)
WR output width
(note 2)
ns
109
f(BCLK) × 2
- 10 [ns]
th(WR-DB) =
109
f(BCLK) × 2
- 10 [ns]
th(WR-AD) =
109
f(BCLK) × 2
- 10 [ns]
th(WR-CS) =
109 × n
f(BCLK) × 2
- 15 [ns] (if external bus cycle is a
φ + bφ, n = (b × 2) - 1)
tw(WR)
=
109 × m
f(BCLK)
- 20 [ns] (if external bus cycle is a
φ + bφ, m = b)
td(DB-WR)
=
VCC1 = VCC2 = 5V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com