M32CSLASH8B datasheet(206/406 Pages) RENESAS

206 / 406 page

Under development

M32C/8B Group

16. Three-Phase Motor Control Timer Function

Preliminary specification

Specifications in this manual are tentative and subject to change.

REJ09B0450-0050 Rev.0.50 Oct 31, 2008

Page 189 of 385

16.1

Triangular Wave Modulation Mode

In triangular wave modulation mode, one cycle of carrier waveform consists of two timer B2 underflow cycles.

A timer Ai one-shot pulse (i = 1, 2, and 4) is generated by using a timer B2 underflow signal as a trigger. Two of the

timer Ai one-shot pulses are used to output one cycle of the PWM waveform. Table 16.3 lists specifications and

settings of triangular wave modulation mode.

Triangular wave modulation mode has two operation modes, three-phase mode 0 and three-phase mode 1.

TAi register is used in three-phase mode 0. Every time a timer B2 underflow interrupt occurs, the one-shot pulse

width is set in the TAi register.

Registers TAi and TAi1 are used in three-phase mode 1. Two different widths of the one-shot pulse can be set in

these registers. If a setting value of the ICTB2 register is n, a timer B2 underflow interrupt is generated every n-th

or every 2n-th timer B2 underflow to set values in registers TAi and TAi1.

Table 16.3

Specifications and Settings of Triangular Wave Modulation Mode

m: Value of the TB2 register

a2k-1: Value set to the TAi register at odd-numbered time.

a2k: Value set to the TAi register at even-numbered time.

bk: Value set to the TAi1 register at k-th time.

ak: Value set to the TAi register at k-th time.

j: the number of interrupts

Item

Three-Phase Mode 0

Three-Phase Mode 1

INV06 bit

INV11 bit

Bits INV01 and

INV00

00b or 01b

00b

10b

11b

PWCON bit

0 or 1

ICTB2 register

Carrier wave cycle

Upper arm active

level output width

INV13 bit

0 or 1

Indicates the timer A1 reload control signal state.

Timer B2 interrupt

generation timing

Timer B2 underflow

Every n-th timer B2

underflow

Every 2n-th timer B2 underflow

Every odd-numbered

(2n × j - 1) timer B2

underflow

Every even-

numbered (2n × j)

timer B2 underflow

Timer B2 reload

timing

Timer B2 underflow

• Timer B2 underflow (PWCON = 0)

• Timer B2 underflow at the rising edge of the timer A1 reload control

signal (PWCON = 1)

Transfer timing from

IDBp register to

three-phase output

shift register

When a value is written to the IDBp register (p = 0, 1), the value is transferred only once by the

first transfer trigger.

Dead time timer start

timing

• At the falling edge of the one-shot pulse of timer A1, A2 and A4 (INV16 = 0)

• At the rising edge of the three-phase output shift register (INV16 = 1)

× (m + 1)

× (m+1)

×(m+1 - a2k-1+a2k)

× (m+1 - bk+ak)

M32C/8B データシート(PDF) 206 Page - Renesas Technology Corp

M32C/8B データシート(HTML) 206 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード