データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

TAS3218IPZP データシート(PDF) 38 Page - Texas Instruments

部品番号 TAS3218IPZP
部品情報  DIGITAL AUDIO PROCESSOR WITH ANALOG INTERFACE
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI - Texas Instruments

TAS3218IPZP データシート(HTML) 38 Page - Texas Instruments

Back Button TAS3218IPZP Datasheet HTML 34Page - Texas Instruments TAS3218IPZP Datasheet HTML 35Page - Texas Instruments TAS3218IPZP Datasheet HTML 36Page - Texas Instruments TAS3218IPZP Datasheet HTML 37Page - Texas Instruments TAS3218IPZP Datasheet HTML 38Page - Texas Instruments TAS3218IPZP Datasheet HTML 39Page - Texas Instruments TAS3218IPZP Datasheet HTML 40Page - Texas Instruments TAS3218IPZP Datasheet HTML 41Page - Texas Instruments TAS3218IPZP Datasheet HTML 42Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 79 page
background image
DO0
DO1
DO2
DO3
DO4
DO5
DO6
DO7
DO8
Audio_out1 Audio_out2 Audio_out3 Audio_out4
SPDIF(L)
SPDIF(R)
DAC
(TDM)
Audio _out5 Audio_out6 Audio_out7
Audio_out8
Ext_mem
(2
nd Gen)
SDOUT1(L)
SDOUT1( R)
SDOUT2(L)
SDOUT2( R)
Inside core
Outside core
Micro Data
48 -bit
Datapath
28 x 48-bit Multiplier
76-bit Accumulator
Coef RAM
(1 K x 28 )
Data RAM
(768 x 48 )
Program RAM
(3 .25 K x 55 )
DSP
Controller
Memory
Interface
Delay
Memory
(17408 x 24 )
8 -bit MCU
(8051 )
Internal
Data RAM
(256 x 8 )
External
Data RAM
(2 K x 8 )
Program RAM
(16 K x 8 )
DSP
Delay
Control
MICRO
Delay Memory
TAS3218
SLES235 – JULY 2008 ....................................................................................................................................................................................................... www.ti.com
Figure 28. DSP Output Register Configuration
A.
Memory size K = 1024
Figure 29. DSP, MCU, and Memory Interfaces
The Delay Memory Interface (DMIF) is the interface block between the DSP core and the delay memory. The
DMIF blocks primary purpose is to keep track of twenty four sets of delay memory pointers that are initially set up
by the micro controller through an I2C command(s). Eight of the pointers are used to write/retrieve 48-bit data
(full-precision intermediate) and the other sixteen for 24-bit data (post quantized). Thus to support 48-bit word
reverb delay, two RAM locations must be used.
38
Submit Documentation Feedback
Copyright © 2008, Texas Instruments Incorporated
Product Folder Link(s): TAS3218



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com