データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MPC8313CVRAFDA データシート(PDF) 17 Page - Freescale Semiconductor, Inc

部品番号 MPC8313CVRAFDA
部品情報  PowerQUICC??II Pro Processor Hardware Specifications
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  FREESCALE [Freescale Semiconductor, Inc]
ホームページ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8313CVRAFDA データシート(HTML) 17 Page - Freescale Semiconductor, Inc

Back Button MPC8313CVRAFDA Datasheet HTML 13Page - Freescale Semiconductor, Inc MPC8313CVRAFDA Datasheet HTML 14Page - Freescale Semiconductor, Inc MPC8313CVRAFDA Datasheet HTML 15Page - Freescale Semiconductor, Inc MPC8313CVRAFDA Datasheet HTML 16Page - Freescale Semiconductor, Inc MPC8313CVRAFDA Datasheet HTML 17Page - Freescale Semiconductor, Inc MPC8313CVRAFDA Datasheet HTML 18Page - Freescale Semiconductor, Inc MPC8313CVRAFDA Datasheet HTML 19Page - Freescale Semiconductor, Inc MPC8313CVRAFDA Datasheet HTML 20Page - Freescale Semiconductor, Inc MPC8313CVRAFDA Datasheet HTML 21Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 100 page
background image
MPC8313E PowerQUICCII Pro Processor Hardware Specifications, Rev. 2.1
Freescale Semiconductor
17
DDR and DDR2 SDRAM
Figure 4 illustrates the DDR input timing diagram showing the tDISKEW timing parameter.
Figure 4. DDR Input Timing Diagram
6.2.2
DDR and DDR2 SDRAM Output AC Timing Specifications
Table 20. DDR and DDR2 SDRAM Output AC Timing Specifications for Rev. 1.0 Silicon
Parameter
Symbol 1
Min
Max
Unit
Notes
MCK[
n] cycle time, MCK[n]/MCK[n] crossing
tMCK
610
ns
2
ADDR/CMD output setup with respect to MCK
tDDKHAS
ns
3
333 MHz
2.1
266 MHz
2.5
ADDR/CMD output hold with respect to MCK
tDDKHAX
ns
3
333 MHz
2.4
266 MHz
3.15
MCS[
n] output setup with respect to MCK
tDDKHCS
ns
3
333 MHz
2.4
266 MHz
3.15
MCS[
n] output hold with respect to MCK
tDDKHCX
ns
3
333 MHz
2.4
266 MHz
3.15
MCK to MDQS Skew
tDDKHMH
–0.6
0.6
ns
4
MDQ//MDM output setup with respect to
MDQS
tDDKHDS,
tDDKLDS
ps
5
333 MHz
800
266 MHz
900
MDQ//MDM output hold with respect to MDQS
tDDKHDX,
tDDKLDX
ps
5
333 MHz
900
266 MHz
1100
MDQS preamble start
tDDKHMP
–0.5
× tMCK – 0.6
–0.5
× tMCK + 0.6
ns
6
MCK[
n]
MCK[
n]
tMCK
MDQ[
x]
MDQS[
n]
D1
D0
tDISKEW
tDISKEW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com