 |
データシートサーチシステム |
|
|
データシートサーチシステム |
|
AT52SC1283J データシート(PDF) 32 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT52SC1283J データシート(HTML) 32 Page - ATMEL Corporation |
|
|
32 / 52 page  32 3530B–STKD–2/4/05 AT52SC1283J/1284J [Preliminary] 25. Burst Read Cycle Waveform Notes: 1. The WAIT signal (dashed line) shown is for a burst configuration register setting of B10 and B8 = 0. The WAIT Signal (solid line) shown is for a burst configuration setting of B10 = 1 and B8 = 0. 2. After the high-to-low transition on AVD, AVD may remain low. 24. AC Burst Read Timing Characteristics Symbol Parameter Min Max Units t CLK CLK Period 15 ns tCKH CLK High Time 4 ns t CKL CLK Low Time 4 ns t CKRT CLK Rise Time 3.5 ns tCKFT CLK Fall Time 3.5 ns t ACK Address Valid to Clock 7 ns t AVCK AVD Low to Clock 7 ns tCECK CE Low to Clock 7 ns t CKAV Clock to AVD High 3 ns t QHCK Output Hold from Clock 3 ns tAHCK Address Hold from Clock 8 ns t CKRY Clock to WAIT Delay 13 ns t CESAV CE Setup to AVD 10 ns tAAV Address Valid to AVD 10 ns t AHAV Address Hold From AVD 9ns t CKQV CLK to Data Delay 13 ns tCEQZ CE High to Output High-Z 10 ns D15 D13 D16 CE I/O0-I/O15 A0-A22 AVD CLK OE ... WAIT tCESAV tCE tAHAV tAAV D17 ... D14 ... tCECK tAHCK tAVCK tACK ... tCKAV tCKRY tCKRY tCLK tCKH tCKL tCKQV tCEQZ tQHCK (1) (2) |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか？ [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
