 |
データシートサーチシステム |
|
|
データシートサーチシステム |
|
AX2000-1CS896 データシート(PDF) 76 Page - Actel Corporation |
|
|
|||||||||||||||||||||||||||||
AX2000-1CS896 データシート(HTML) 76 Page - Actel Corporation |
|
|
76 / 226 page  Axcelerator Family FPGAs 2- 62 v2.7 Implementation Example: Figure 2-47 shows a complex clock distribution example. The reference clock (RefCLK) of PLLE is being sourced from non-clock signal pins (INBUF to PLLINT). The CLK1 output of PLLE is being fed to the RefCLK input of PLLF. The CLK2 output of PLLE is driving logic (via PLLOUT). In turn, this logic is driving the global resource CLKE. PLLF is driving both CLKF and CLKG global resources. Figure 2-45 • Example of HCLKA driven from a PLL with External Clock Source Figure 2-46 • Example of PLLINT and PLLOUT Usage Figure 2-47 • Complex Clock Distribution Example HCLKAP HCLKAN PLLHCLK HCLKA Network CLK1 CLK2 FB RefCLK PLLA PLLINT PLLHCLK PLLOUT HCLKA Network CLK1 CLK2 FB RefCLK PLLA Logic Logic CLK1 CLK2 FB RefCLK PLLF CLK1 CLK2 FB RefCLK PLLE PLLINT INBUF Non-Clock Pins P N PLLRCLK PLLOUT PLLRCLK PLLRCLK CLKE Logic CLKF CLKG CLKINT |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか？ [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
