データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

TMS320VC5421 データシート(PDF) 29 Page - Texas Instruments

部品番号 TMS320VC5421
部品情報  DIGITAL SIGNAL PROCESSOR
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI - Texas Instruments

TMS320VC5421 データシート(HTML) 29 Page - Texas Instruments

Back Button TMS320VC5421 Datasheet HTML 25Page - Texas Instruments TMS320VC5421 Datasheet HTML 26Page - Texas Instruments TMS320VC5421 Datasheet HTML 27Page - Texas Instruments TMS320VC5421 Datasheet HTML 28Page - Texas Instruments TMS320VC5421 Datasheet HTML 29Page - Texas Instruments TMS320VC5421 Datasheet HTML 30Page - Texas Instruments TMS320VC5421 Datasheet HTML 31Page - Texas Instruments TMS320VC5421 Datasheet HTML 32Page - Texas Instruments TMS320VC5421 Datasheet HTML 33Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 88 page
background image
TMS320VC5421
DIGITAL SIGNAL PROCESSOR
SPRS098 – DECEMBER 1999
29
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
multichannel buffered serial port (McBSP) (continued)
D In the second mode, with RMCME = 1 and XMCME = 1, the McBSPs have 128 channel selection capability.
Twelve new registers (RCERCx–RCERHx and XCERCx–XCERHx) are used to enable the 128 channel
selection. The subadresses of the new registers are shown in Table 20. These new registers, functionally
equivalent to the RCERA0–RCERB1 and XCERA0–XCERB1 registers in the ’5420, are used to
enable/disable the transmit and receive of additional channel partitions (C,D,E,F,G, and H) in the
128 channel stream. For example, XCERH1 is the transmit enable for channel partition H (channels 112
to 127) of MCBSP1 for each DSP subsystem. See Figure 11, Table 8, Figure 12, and Table 9 for bit layout
and function of the receive and transmit registers .
15
14
13
12
11
10
9
8
RCERyz15
RCERyz14
RCERyz13
RCERyz12
RCERyz11
RCERyz10
RCERyz9
RCERyz8
RW,+0
RW,+0
RW,+0
RW,+0
RW,+0
RW,+0
RW,+0
RW,+0
765
43210
RCERyz7
RCERyz6
RCERyz5
RCERy4
RCERyz3
RCERyz2
RCERyz1
RCERyz0
RW,+0
RW,+0
RW,+0
RW,+0
RW,+0
RW,+0
RW,+0
RW,+0
Note:
R = Read, W = Write, +0 = Value at reset; y = Partition A,B,C,D,E,F,G, or H; z = McBSP 0,1, or 2
Figure 11. Receive Channel Enable Registers Bit Layout for Partitions A to H
Table 8. Receive Channel Enable Registers for Partitions A to H
Bit
Name
Function
15–0
RCERyz(15:0)
Receive Channel Enable Register
RCERyz
n =0
Disables reception of
nth channel in partition y.
RCERyz
n =1
Enables reception of
nth channel in partition y.
Note:
y = Partition A,B,C,D,E,F,G, or H; z = McBSP 0,1, or 2; n = bit 15–0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com