データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STM32F102C4 データシート(PDF) 47 Page - STMicroelectronics

部品番号 STM32F102C4
部品情報  Low-density USB access line, ARM-based 32-bit MCU with 16/32 KB Flash, USB FS interface, 5 timers, ADC & 5 communication interfaces
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F102C4 データシート(HTML) 47 Page - STMicroelectronics

Back Button STM32F102C4 Datasheet HTML 43Page - STMicroelectronics STM32F102C4 Datasheet HTML 44Page - STMicroelectronics STM32F102C4 Datasheet HTML 45Page - STMicroelectronics STM32F102C4 Datasheet HTML 46Page - STMicroelectronics STM32F102C4 Datasheet HTML 47Page - STMicroelectronics STM32F102C4 Datasheet HTML 48Page - STMicroelectronics STM32F102C4 Datasheet HTML 49Page - STMicroelectronics STM32F102C4 Datasheet HTML 50Page - STMicroelectronics STM32F102C4 Datasheet HTML 51Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 69 page
background image
STM32F102x4, STM32F102x6
Electrical characteristics
Doc ID 15057 Rev 3
47/69
5.3.12
I/O port characteristics
General input/output characteristics
Unless otherwise specified, the parameters given in Table 33 are derived from tests
performed under the conditions summarized in Table 8. All I/Os are CMOS and TTL
compliant.
All I/Os are CMOS and TTL compliant (no software configuration required), their
characteristics consider the most strict CMOS-technology or TTL parameters:
For VIH:
–if VDD is in the [2.00 V - 3.08 V] range: CMOS characteristics but TTL included
–if VDD is in the [3.08 V - 3.60 V] range: TTL characteristics but CMOS included
For VIL:
–if VDD is in the [2.00 V - 2.28 V] range: TTL characteristics but CMOS included
–if VDD is in the [2.28 V - 3.60 V] range: CMOS characteristics but TTL included
Table 33.
I/O static characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VIL
Input low level voltage
TTL ports
–0.5
0.8
V
VIH
Standard IO input high level
voltage
2VDD+0.5
IO FT(1) input high level voltage
1.
FT = Five-volt tolerant.
25.5V
VIL
Input low level voltage
CMOS ports
–0.5
0.35 VDD
V
VIH
Input high level voltage
0.65 VDD
VDD+0.5
Vhys
Standard IO Schmitt trigger
voltage hysteresis(2)
2.
Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested
in production.
200
mV
IO FT Schmitt trigger voltage
hysteresis(2)
5% VDD
(3)
mV
Ilkg
Input leakage current (3)
3.
With a minimum of 100 mV.
VSS VIN VDD
Standard I/Os
1
µA
VIN = 5 V, I/O FT
3
RPU
Weak pull-up equivalent
resistor(4)
4.
Leakage could be higher than max. if negative current is injected on adjacent pins.
VIN VSS
30
40
50
k
RPD
Weak pull-down equivalent
resistor(5)
5.
Pull-up and pull-down resistors are designed with a true resistance in series with a switchable
PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimum (~10% order).
VIN VDD
30
40
50
k
CIO
I/O pin capacitance
5
pF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com