MAXQ3181-RAN+ datasheet(80/84 Pages) MAXIM

80 / 84 page

Low-Power, Active Energy, Polyphase AFE

______________________________________________________________________________________

Checksum (CHKSUM) (0x060)

This register contains the calculated 16-bit arithmetic checksum over critical configuration and calibration registers.

It is updated on every DSP cycle. In use, the administrative processor records the value in the CHKSUM register and

then checks it periodically to verify that no configuration or calibration registers have changed. The MAXQ3181 sets

the CHSCH bit when this register’s value changes.

The registers included in the checksum calculation include the following:

Bit:

Name:

Checksum High Byte

Reset:

Bit:

Name:

Checksum Low Byte

Reset:

SYS_KHZ

R_ADCRATE

A.I_GAIN

B.I_GAIN

C.I_GAIN

VOLT_CC

REJ_NS

R_ADCACQ

A.V_GAIN

B.V_GAIN

C.V_GAIN

AMP_CC

AVG_NS

R_SPICF

A.E_GAIN

B.E_GAIN

C.E_GAIN

PWR_CC

AVG_C

NZX_TIMO

ENR_CC

HPF_C

COM_TIMO

A.OFFS_HI

B.OFFS_HI

C.OFFS_HI

CYCNT

ACC_TIMO

A.GAIN_LO

B.GAIN_LO

C.GAIN_LO

PLSCFG1

OCLVL

I1THR

A.OFFS_LO

B.OFFS_LO

C.OFFS_LO

OVLVL

I2THR

A.PA0

B.PA0

C.PA0

PLS1_WD

UVLVL

ZC_LPF

A.PA1

B.PA1

C.PA1

THR1

NOLOAD

A.PA2

B.PA2

C.PA2

R_ACFG

MAXQ3181-RAN+ データシート(PDF) 80 Page - Maxim Integrated Products

MAXQ3181-RAN+ データシート(HTML) 80 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

データシートダウンロード