データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

LSM320HAY30 データシート(PDF) 31 Page - STMicroelectronics

部品番号 LSM320HAY30
部品情報  MEMS motion sensor module: 3D digital accelerometer and 2D pitch and yaw analog gyroscope
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

LSM320HAY30 データシート(HTML) 31 Page - STMicroelectronics

Back Button LSM320HAY30 Datasheet HTML 27Page - STMicroelectronics LSM320HAY30 Datasheet HTML 28Page - STMicroelectronics LSM320HAY30 Datasheet HTML 29Page - STMicroelectronics LSM320HAY30 Datasheet HTML 30Page - STMicroelectronics LSM320HAY30 Datasheet HTML 31Page - STMicroelectronics LSM320HAY30 Datasheet HTML 32Page - STMicroelectronics LSM320HAY30 Datasheet HTML 33Page - STMicroelectronics LSM320HAY30 Datasheet HTML 34Page - STMicroelectronics LSM320HAY30 Datasheet HTML 35Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 42 page
background image
LSM320HAY30
Register description
Doc ID 16917 Rev 1
31/42
8.4
LA_CTRL_REG3 (22h)
8.5
LA_CTRL_REG4 (23h)
Table 24.
LA_CTRL_REG3 register
IHL
PP_OD
LIR2
I2_CFG1
I2_CFG0
LIR1
I1_CFG1
I1_CFG0
Table 25.
LA_CTRL_REG3 description
IHL
Interrupt active high, low. Default value: 0
(0: active high; 1: active low)
PP_OD
Push-pull/open drain selection on interrupt pad. Default value 0.
(0: push-pull; 1: open drain)
LIR2
Latch interrupt request on INT2_SRC register, with INT2_SRC register cleared by
reading INT2_SRC itself. Default value: 0.
(0: interrupt request not latched; 1: interrupt request latched)
I2_CFG1,
I2_CFG0
Data signal on INT 2 pad control bits. Default value: 00.
(see table below)
LIR1
Latch interrupt request on INT1_SRC register, with INT1_SRC register cleared by
reading INT1_SRC register. Default value: 0.
(0: interrupt request not latched; 1: interrupt request latched)
I1_CFG1,
I1_CFG0
Data signal on INT 1 pad control bits. Default value: 00.
(see table below)
Table 26.
Data signal on INT 1 and INT 2 pad
I1(2)_CFG1
I1(2)_CFG0
INT 1(2) Pad
0
0
Interrupt 1 (2) source
0
1
Interrupt 1 source OR Interrupt 2 source
1
0
Data ready
1
1
Boot running
Table 27.
LA_CTRL_REG4 register
BDU
BLE
FS1
FS0
STsign
0
ST
SIM



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com