データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

L99PD08 データシート(PDF) 10 Page - STMicroelectronics

部品番号 L99PD08
部品情報  SPI control diagnosis interface device for VIPower M0-5 and M0-5E high side drivers
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L99PD08 データシート(HTML) 10 Page - STMicroelectronics

Back Button L99PD08 Datasheet HTML 6Page - STMicroelectronics L99PD08 Datasheet HTML 7Page - STMicroelectronics L99PD08 Datasheet HTML 8Page - STMicroelectronics L99PD08 Datasheet HTML 9Page - STMicroelectronics L99PD08 Datasheet HTML 10Page - STMicroelectronics L99PD08 Datasheet HTML 11Page - STMicroelectronics L99PD08 Datasheet HTML 12Page - STMicroelectronics L99PD08 Datasheet HTML 13Page - STMicroelectronics L99PD08 Datasheet HTML 14Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 41 page
background image
Pin definitions and functions
L99PD08
10/41
Doc ID 15872 Rev 3
2.7.1
5.0 volt operation
The voltage regulator input is available at the terminal VDDIO, the output is available at
VCORE3.
In the 5V operation mode it is recommended to attach a decoupling capacitor on VCORE3
to stabilize the regulator. Due to the limited current capability of this regulator no external
loads should be attached on VCORE3.
2.7.2
3.3 volt operation
In applications with 3.3 V supply only, both, VDDIO and VCORE3 have to be attached
(shorted) to the local supply.
If the internal supply (VCORE3) is below the threshold of the internal power-and-reset
circuit, the device is in standby mode. The device is in low power consumption and no SPI
communications are possible.
2.8
GND (2 pins)
These two pins are the GND voltage supply of the device and have to be connected
externally.
2.9
Faultn
This active low pin indicates any internal error reported by the device. This can be a High
Side Driver failure or a communication error. In fault condition this open drain output is set to
low, while during reset it is left open. This pin has to be connected to a pull up resistor.
2.10
SYNC
The SYNC pin reflects the OUTx corresponding to the channel selected in the control
register bits MUX_EN, MUX_A, B, C (Addr: hex00; Bit 7-4). If the multiplexer is disabled the
SYNC pin is actively pulled low.
Figure 3.
Example for SYNC pin functionality
OUT0
OUT1
SYNC
Channel 0 selected
Channel 1 selected



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com