6 / 10 page
5-24
RF2413
Rev B3 990419
5
100 nF
33 pF
1
µF
100 nF
100 nF
1 nF
33 pF
RF OUTPUT
56
Ω
V
DD
CMOS
V
REF
56
Ω
LO 2 INPUT
POWER
DOWN
GAIN
CONTROL 1
LO 1
INPUT
Q INPUT
Q INPUT
GAIN
CONTROL 2
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
POWER
CONTROL
Σ
-45°
+45°
Note 3
Note 1
Note 2
Optional; High input impedance without resistor. SMD
resistor mounted adjacent to package pin, grounded through
via to the ground plane.
If no IF filter is needed, tie pins 11, 12, 14, and 15 as shown.
Otherwise insert the filter and the matching network.
Gain control pins (8 and 9) may be tied together directly.
NOTE 1:
NOTE 2:
NOTE 3:
470
Ω
470
Ω
470
Ω
470
Ω
50
Ω µstrip
50
Ω µstrip
50
Ω µstrip
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
