SST25WF080 datasheet(5/29 Pages) SST

5 / 29 page

Advance Information

8Mbit 1.8V SPI Serial Flash

SST25WF080

S71203-03-000

04/10

Reset/Hold Mode

The RST#/HOLD# pin provides either a hardware reset or

a hold pin. From power-on, the RST#/HOLD# pin defaults

as a hardware reset pin (RST#). The Hold mode for this pin

is a user selected option where an Enable-Hold instruction

enables the Hold mode. Once selected as a hold pin

(HOLD#), the RST#/HOLD# pin will be configured as a

HOLD# pin, and goes back to RST# pin only after a power-

off and power-on sequence.

Reset

If the RST#/HOLD# pin is used as a reset pin, RST# pin

provides a hardware method for resetting the device. Driving

the RST# pin high puts the device in normal operating

mode. The RST# pin must be driven low for a minimum of

TRST time to reset the device. The SO pin is in high imped-

ance state while the device is in reset. A successful reset will

reset the status register to its power-up state. See Table 4

for default power-up modes. A device reset during an active

Program or Erase operation aborts the operation and data

of the targeted address range may be corrupted or lost due

to the aborted erase or program operation. The device exits

AAI Programming Mode in progress and places the SO pin

in high impedance state.

FIGURE 5: Reset Timing Diagram

TABLE

2: Reset Timing Parameters

Symbol

Parameter

Min

Max

Units

TRST1

1. For reset while in a Programming or Erase mode, the reset pulse must be >5µs

Reset Pulse Width

100

TRHZ

Reset to High-Z Output

107

TRECR

Reset Recovery from Read

100

TRECP

Reset Recovery from Program

µs

TRECE

Reset Recovery from Erase

T2.1203

1203 F04.0

CE#

SCK

RST#

TRECR

TRECP

TRECE

TRST

TRHZ

SST25WF080 データシート(PDF) 5 Page - Silicon Storage Technology, Inc

SST25WF080 データシート(HTML) 5 Page - Silicon Storage Technology, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29

データシートダウンロード