データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

CDK1308 データシート(PDF) 7 Page - Cadeka Microcircuits LLC.

部品番号 CDK1308
部品情報  Ultra Low Power, 20/40/65/80MSPS, 10-bit Analog-to-Digital Converters (ADCs)
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  CADEKA [Cadeka Microcircuits LLC.]
ホームページ  http://www.cadeka.com
Logo CADEKA - Cadeka Microcircuits LLC.

CDK1308 データシート(HTML) 7 Page - Cadeka Microcircuits LLC.

Back Button CDK1308_09 Datasheet HTML 3Page - Cadeka Microcircuits LLC. CDK1308_09 Datasheet HTML 4Page - Cadeka Microcircuits LLC. CDK1308_09 Datasheet HTML 5Page - Cadeka Microcircuits LLC. CDK1308_09 Datasheet HTML 6Page - Cadeka Microcircuits LLC. CDK1308_09 Datasheet HTML 7Page - Cadeka Microcircuits LLC. CDK1308_09 Datasheet HTML 8Page - Cadeka Microcircuits LLC. CDK1308_09 Datasheet HTML 9Page - Cadeka Microcircuits LLC. CDK1308_09 Datasheet HTML 10Page - Cadeka Microcircuits LLC. CDK1308_09 Datasheet HTML 11Page - Cadeka Microcircuits LLC. Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 14 page
background image
©2009 CADEKA Microcircuits LLC
www.cadeka.com
7
Data Sheet
Electrical Characteristics - CDK1308B
(AVDD = 1.8V, DVDD = 1.8V, DVDDCLK = 1.8V, OVDD = 2.5V, 40MSPS clock, 50% clock duty cycle,
-1dBFS 8MHz input signal, unless otherwise noted)
Symbol
Parameter
Conditions
Min
Typ
Max
Units
Performance
SNR
Signal to Noise Ratio
FIN = 2MHz
61.6
dBFS
FIN = 8MHz
60
61.6
dBFS
FIN ≃ FS/2
61.6
dBFS
FIN = 30MHz
61.5
dBFS
SINAD
Signal to Noise and Distortion Ratio
FIN = 2MHz
61.6
dBFS
FIN = 8MHz
60
61.6
dBFS
FIN ≃ FS/2
61.2
dBFS
FIN = 30MHz
61.4
dBFS
SFDR
Spurious Free Dynamic Range
FIN = 2MHz
80
dBc
FIN = 8MHz
70
81
dBc
FIN ≃ FS/2
72.0
dBc
FIN = 30MHz
80
dBc
HD2
Second order Harmonic Distortion
FIN = 2MHz
-90
dBc
FIN = 8MHz
-80
-90
dBc
FIN ≃ FS/2
-85
dBc
FIN = 30MHz
-85
dBc
HD3
Third order Harmonic Distortion
FIN = 2MHz
-80
dBc
FIN = 8MHz
-70
-81
dBc
FIN ≃ FS/2
-72.0
dBc
FIN = 30MHz
-80
dBc
ENOB
Effective number of Bits
FIN = 2MHz
9.9
bits
FIN = 8MHz
9.7
9.9
bits
FIN ≃ FS/2
9.9
bits
FIN = 30MHz
9.9
bits
Power Supply
AIDD
Analog Supply Current
9.3
mA
DIDD
Digital Supply Current
Digital core supply
1.7
mA
OIDD
Output Driver Supply
2.5V output driver supply, sine wave input,
FIN = 1MHz, CLK_EXT enabled
3.1
mA
2.5V output driver supply, sine wave input,
FIN = 1MHz, CLK_EXT disabled
2.2
mA
Analog Power Dissipation
16.7
mW
Digital Power Dissipation
OVDD = 2.5V, 5pF load on output bits,
FIN = 1MHz, CLK_EXT disabled
8.6
mW
Total Power Dissipation
OVDD = 2.5V, 5pF load on output bits,
FIN = 1MHz, CLK_EXT disabled
25.3
mW
Power Down Dissipation
9.7
μW
Sleep Mode
Power Dissipation, Sleep mode
11.3
mW
Clock Inputs
Max. Conversion Rate
40
MSPS
Min. Conversion Rate
20
MSPS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com