©2009 CADEKA Microcircuits LLC

www.cadeka.com

3

Data Sheet

Pin No.

Pin Name

Description

23

D_1

Output Data

24

ORNG

Out of Range flag. High when input signal is out of range

27

CLK_EXT

Output clock signal for data synchronization. CMOS levels

28

D_2

Output Data

29

D_3

Output Data

30

D_4

Output Data

31

D_5

Output Data

32

D_6

Output Data

33

D_7

Output Data

34

D_8

Output Data

35

D_9

Output Data (MSB)

38, 39

CM_EXTBC_1,

CM_EXTBC_0

Bias control bits for the buffer driving pin CM_EXT

00: OFF

01: 50μA

10: 500μA

11: 1mA

40

SLP_N

Sleep Mode when low

Pin Assignments

(Continued)