データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AFE5808A データシート(PDF) 11 Page - Texas Instruments

Click here to check the latest version.
部品番号 AFE5808A
部品情報  Fully Integrated, 8-Channel Ultrasound Analog Front End with Passive CW Mixer, 0.75 nV/rtHz, 14/12-Bit, 65 MSPS, 158 mW/CH
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

AFE5808A データシート(HTML) 11 Page - Texas Instruments

Back Button AFE5808A Datasheet HTML 7Page - Texas Instruments AFE5808A Datasheet HTML 8Page - Texas Instruments AFE5808A Datasheet HTML 9Page - Texas Instruments AFE5808A Datasheet HTML 10Page - Texas Instruments AFE5808A Datasheet HTML 11Page - Texas Instruments AFE5808A Datasheet HTML 12Page - Texas Instruments AFE5808A Datasheet HTML 13Page - Texas Instruments AFE5808A Datasheet HTML 14Page - Texas Instruments AFE5808A Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 66 page
background image
AFE5808A
www.ti.com
SLOS729B – OCTOBER 2011 – REVISED APRIL 2012
DIGITAL CHARACTERISTICS
Typical values are at +25°C, AVDD = 3.3 V, AVDD_5 = 5 V and AVDD_ADC = 1.8 V, DVDD = 1.8 V, 14 bit sample rate = 65
MSPS, unless otherwise noted. Minimum and maximum values are across the full temperature range: TMIN = 0°C to TMAX =
+85°C,.
PARAMETER
CONDITION
MIN
TYP
MAX
UNITS(1)
DIGITAL INPUTS/OUTPUTS
VIH
Logic high input voltage
2
3.3
V
VIL
Logic low input voltage
0
0.3
V
Logic high input current
200
µA
Logic low input current
200
µA
Input capacitance
5
pF
VOH
Logic high output voltage
SDOUT pin
DVDD
V
VOL
Logic low output voltage
SDOUT pin
0
V
LVDS OUTPUTS
with 100 ohms external differential
Output differential voltage
400
mV
termination
Output offset voltage
Common-mode voltage
1100
mV
FCLKP and FCLKM
1X clock rate
10
65
MHz
DCLKP and DCLKM
7X clock rate
70
455
MHz
6X clock rate
60
390
MHz
tsu
Data setup time(2)
350
ps
th
Data hold time(2)
350
ps
ADC INPUT CLOCK
CLOCK frequency
10
65
MSPS
Clock duty cycle
45%
50%
55%
Sine-wave, ac-coupled
0.5
Vpp
Clock input amplitude,
LVPECL, ac-coupled
1.6
Vpp
differential(VCLKP_ADC–VCLKM_ADC)
LVDS, ac-coupled
0.7
Vpp
Common-mode voltage
biased internally
1
V
Clock input amplitude VCLKP_ADC (single-
CMOS CLOCK
1.8
Vpp
ended)
(1)
The DC specifications refer to the condition where the LVDS outputs are not switching, but are permanently at a valid logic level 0 or 1
with 100
Ω external termination.
(2)
Setup and hold time specifications take into account the effect of jitter on the output data and clock. These specifications also assume
that the data and clock paths are perfectly matched within the receiver. Any mismatch in these paths within the receiver would appear
as reduced timing margins
Copyright © 2011–2012, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Link(s): AFE5808A



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com