データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

TLC320AD56 データシート(PDF) 13 Page - Texas Instruments

部品番号 TLC320AD56
部品情報  Sigma-Delta Analog Interface Circuit
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

TLC320AD56 データシート(HTML) 13 Page - Texas Instruments

Back Button TLC320AD56 Datasheet HTML 9Page - Texas Instruments TLC320AD56 Datasheet HTML 10Page - Texas Instruments TLC320AD56 Datasheet HTML 11Page - Texas Instruments TLC320AD56 Datasheet HTML 12Page - Texas Instruments TLC320AD56 Datasheet HTML 13Page - Texas Instruments TLC320AD56 Datasheet HTML 14Page - Texas Instruments TLC320AD56 Datasheet HTML 15Page - Texas Instruments TLC320AD56 Datasheet HTML 16Page - Texas Instruments TLC320AD56 Datasheet HTML 17Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 42 page
background image
1–7
Frame Sync and
Sampling Period
The time between the falling edges of successive primary frame-sync signals.
fs
The sampling frequency that is the reciprocal of the sampling period.
Frame-Sync Interval
The time period occupied by 16 shift clocks. It goes high on the sixteenth rising
edge of SCLK after the falling edge of the frame sync.
ADC Channel
This term refers to all signal processing circuits between the analog input and the
digital conversion results at DOUT.
DAC Channel
This term refers to all signal processing circuits between the digital data word
applied to DIN and the differential output analog signal available at OUTP and
OUTM.
Host
Any processing system that interfaces to DIN, DOUT, SCLK, or FS.
Dxx
Bit position in the primary data word (xx is the bit number).
DSxx
Bit position in the secondary data word (xx is the bit number).
d
The alpha character d represents valid programmed or default data in the control
register format (see section 3.2 Secondary Serial Communications) when
discussing other data bit portions of the register.
X
The alpha character X represents a do-not-care bit position within the control
register format.
FIR
Finite duration impulse response.
1.7
Register Functional Summary
There are three data and control registers that are used as follows:
Register 0
The No-Op register. The 0 address allows secondary requests without altering any other
register.
Register 1
The Control 1 register. The data in this register controls:
The software reset
The software power down
Selection of the normal or auxiliary analog inputs
Selection of the digital loopback
16-bit or 15-bit mode of operation
Selection of monitor amp output
Register 2
The Control 2 register. The data in this register:
Contains the output flag indicating a decimator FIR filter overflow
Contains Flag 0 and Flag 1 output values for use in the phone mode
Selects the phone mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com