データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

WM8978CGEFL/V データシート(PDF) 85 Page - Wolfson Microelectronics plc

部品番号 WM8978CGEFL/V
部品情報  Stereo CODEC with Speaker Driver
PDF  118 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  WOLFSON [Wolfson Microelectronics plc]
ホームページ  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8978CGEFL/V データシート(HTML) 85 Page - Wolfson Microelectronics plc

Back Button WM8978CGEFL/V Datasheet HTML 81Page - Wolfson Microelectronics plc WM8978CGEFL/V Datasheet HTML 82Page - Wolfson Microelectronics plc WM8978CGEFL/V Datasheet HTML 83Page - Wolfson Microelectronics plc WM8978CGEFL/V Datasheet HTML 84Page - Wolfson Microelectronics plc WM8978CGEFL/V Datasheet HTML 85Page - Wolfson Microelectronics plc WM8978CGEFL/V Datasheet HTML 86Page - Wolfson Microelectronics plc WM8978CGEFL/V Datasheet HTML 87Page - Wolfson Microelectronics plc WM8978CGEFL/V Datasheet HTML 88Page - Wolfson Microelectronics plc WM8978CGEFL/V Datasheet HTML 89Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 118 page
background image
Production Data
WM8978
w
PD, Rev 4.5, October 2011
85
Notes:
1.
This step enables the internal device bias buffer and the VMID buffer for unassigned
inputs/outputs. This will provide a startup reference voltage for all inputs and outputs. This will
cause the inputs and outputs to ramp towards VMID (NOT using output 1.5x boost) or 1.5 x
(AVDD/2) (using output 1.5x boost) in a way that is controlled and predictable (see note 2).
2.
Choose the value of the VMIDSEL bits based on the startup time (VMIDSEL=10 for slowest
startup, VMIDSEL=11 for fastest startup). Startup time is defined by the value of the VMIDSEL
bits (the reference impedance) and the external decoupling capacitor on VMID.
3.
Setting DACEN to off while operating in x1.5 boost mode will cause the VMID voltage to drop to
AVDD/2 midrail level and cause an output pop.
In addition to the power on sequence, it is recommended that the zero cross functions are used when
changing the volume in the PGAs to avoid any audible pops or clicks.
V
pora
DGND
Internal POR active
Device Ready
No Power
V
por_off
Power Supply
POR
I2S Clocks
ADC Internal
State
t
midrail_on
Analogue Inputs
ADCDAT pin
GD
ADCEN bit
Power down
Init
Normal Operation
Normal Operation
Init
PD
Power down
ADC enabled
ADC enabled
ADC off
t
adcint
DNC
INPPGAEN bit
t
adcint
INPPGA enabled
DNC
GD
GD
GD
POR
POR Undefined
VMID enabled
VMIDSEL/
BIASEN bits
AVDD/2
t
midrail_off
(Note 1)
(Note 2)
(Note 3)
(Note 4)
V
por_on
Figure 46 ADC Power Up and Down Sequence (not to scale)
SYMBOL
MIN
TYPICAL
MAX
UNIT
tmidrail_on
500
ms
tmidrail_off
>10
s
tadcint
2/fs
n
/fs
ADC Group Delay
29/fs
n
/fs
Table 64 Typical POR Operation (typical simulated values)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com