データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

STM32F407IGH6 データシート(PDF) 44 Page - STMicroelectronics

部品番号 STM32F407IGH6
部品情報  ARM Cortex-M4 32b MCUFPU, 210DMIPS, up to 1MB Flash/1924KB RAM, USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 15 comm. interfaces & camera
PDF  185 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F407IGH6 データシート(HTML) 44 Page - STMicroelectronics

Back Button STM32F407IGH6 Datasheet HTML 40Page - STMicroelectronics STM32F407IGH6 Datasheet HTML 41Page - STMicroelectronics STM32F407IGH6 Datasheet HTML 42Page - STMicroelectronics STM32F407IGH6 Datasheet HTML 43Page - STMicroelectronics STM32F407IGH6 Datasheet HTML 44Page - STMicroelectronics STM32F407IGH6 Datasheet HTML 45Page - STMicroelectronics STM32F407IGH6 Datasheet HTML 46Page - STMicroelectronics STM32F407IGH6 Datasheet HTML 47Page - STMicroelectronics STM32F407IGH6 Datasheet HTML 48Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 185 page
background image
Pinouts and pin description
STM32F405xx, STM32F407xx
44/185
DocID022152 Rev 4
Figure 17. STM32F40x WLCSP90 ballout
1. This figure shows the package bump view.
A
VBAT
PC13
PDR_ON
PB4
PD7
PD4
PC12
B
PC15
VDD
PB7
PB3
PD6
PD2
PA15
C
PA0
VSS
PC11
PI0
PB6
PD5
PD1
D
PC2
PB8
PA13
E
PC3
VSS
F
PH1
PA1
G
NRST
H
VSSA
J
PA2
PA4
PA7
PB2
PE11
PB11
PB12
MS30402V1
1
PA14
PI1
PA12
PA10
PA9
PC0
PC9
PC8
PH0
PB13
PC6
PD14
PD12
PE8
PE12
BYPASS_
REG
PD9
PD8
PE9
PB14
2
3
4
5
6
7
8
9
10
VDD
PC14
VCAP_2
PA11
PB5
PD0
PC10
PA8
VSS
VDD
VSS
VDD
PC7
VDD
PE10
PE14
VCAP_1
PD15
PE13
PE15
PD10
PD11
PA3
PA6
PB1
PB10
PB15
PB9
BOOT0
VDDA
PB0
PE7
PA5
Table 6. Legend/abbreviations used in the pinout table
Name
Abbreviation
Definition
Pin name
Unless otherwise specified in brackets below the pin name, the pin function during and after
reset is the same as the actual pin name
Pin type
S
Supply pin
I
Input only pin
I/O
Input / output pin
I/O structure
FT
5 V tolerant I/O
TTa
3.3 V tolerant I/O directly connected to ADC
B
Dedicated BOOT0 pin
RST
Bidirectional reset pin with embedded weak pull-up resistor
Notes
Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset
Alternate
functions
Functions selected through GPIOx_AFR registers
Additional
functions
Functions directly selected/enabled through peripheral registers



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com