データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STM32L152C6 データシート(PDF) 82 Page - STMicroelectronics

部品番号 STM32L152C6
部品情報  Ultra-low-power 32-bit MCU ARM-based Cortex-M3, 128KB Flash, 16KB SRAM, 4KB EEPROM, LCD, USB, ADC, DAC
PDF  121 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32L152C6 データシート(HTML) 82 Page - STMicroelectronics

Back Button STM32L152C6 Datasheet HTML 78Page - STMicroelectronics STM32L152C6 Datasheet HTML 79Page - STMicroelectronics STM32L152C6 Datasheet HTML 80Page - STMicroelectronics STM32L152C6 Datasheet HTML 81Page - STMicroelectronics STM32L152C6 Datasheet HTML 82Page - STMicroelectronics STM32L152C6 Datasheet HTML 83Page - STMicroelectronics STM32L152C6 Datasheet HTML 84Page - STMicroelectronics STM32L152C6 Datasheet HTML 85Page - STMicroelectronics STM32L152C6 Datasheet HTML 86Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 82 / 121 page
background image
Electrical characteristics
STM32L151x6/8/B, STM32L152x6/8/B
82/121
Doc ID 17659 Rev 8
Figure 18.
I/O AC characteristics definition
6.3.13
NRST pin characteristics
The NRST pin input driver uses CMOS technology.
Unless otherwise specified, the parameters given in Table 45 are derived from tests
performed under ambient temperature and VDD supply voltage conditions summarized in
Table 14.
ai14131b
10%
90%
50%
tr( IO)out
External
Output
on 50pF
Maximum frequency is achieved if (tr + tf) ≤ 2/3)T and if the duty cycle is (45-55%)
10%
50%
90%
when loaded by 50 pF
T
tf(IO)out
Table 45.
NRST pin characteristics
Symbol
Parameter
Conditions
Min
Typ Max Unit
VIL(NRST)
(1)
1.
Guaranteed by design, not tested in production.
NRST input low level voltage
VSS
0.8
V
VIH(NRST)
(1)
NRST input high level voltage
1.4
VDD
VOL(NRST)
(1)
NRST output low level
voltage
IOL = 2 mA
2.7 V < VDD < 3.6 V
0.4
IOL = 1.5 mA
1.65 V < VDD < 2.7 V
Vhys(NRST)
(1) NRST Schmitt trigger voltage
hysteresis
10%VDD
(2)
2.
200 mV minimum value
mV
RPU
Weak pull-up equivalent
resistor(3)
3.
The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to
the series resistance is around 10%.
VIN = VSS
30
45
60
k
Ω
VF(NRST)
(1)
NRST input filtered pulse
50
ns
VNF(NRST)
(1)
NRST input not filtered pulse
350
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com