PCF8563BSSLASH4 datasheet(27/50 Pages) NXP

27 / 50 page

PCF8563

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 10 — 3 April 2012

27 of 50

NXP Semiconductors

PCF8563

Real-time clock/calendar

(1) At this moment master transmitter becomes master receiver and PCF8563 slave receiver becomes slave transmitter.

Fig 20. Master reads after setting register address (write register address; READ data)

SLAVE ADDRESS

R/W

DATA

013aaa041

auto increment

memory register address

last byte

R/W

n bytes

(1)

acknowledgement

from slave

acknowledgement

from slave

acknowledgement

from slave

acknowledgement

from master

no acknowledgement

from master

auto increment

memory register address

SLAVE ADDRESS

DATA

Fig 21. Master reads slave immediately after first byte (READ mode)

SLAVE ADDRESS

DATA

acknowledgement

from slave

acknowledgement

from master

no acknowledgement

from master

R/W

auto increment

013aaa347

auto increment

n bytes

last byte

PCF8563BS/4 データシート(PDF) 27 Page - NXP Semiconductors

PCF8563BS/4 データシート(HTML) 27 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

データシートダウンロード

リンク URL

PCF8563BS/4 データシート(PDF) 27 Page - NXP Semiconductors

PCF8563BS/4 データシート(HTML) 27 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

データシート ダウンロード

リンク URL

データシートダウンロード