データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MSS5121 データシート(PDF) 14 Page - Microchip Technology

部品番号 MSS5121
部品情報  24V Input, 1A/2A Output, High Efficiency Synchronous Buck Regulator with Power Good Indication
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MICROCHIP [Microchip Technology]
ホームページ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MSS5121 データシート(HTML) 14 Page - Microchip Technology

Back Button MSS5121 Datasheet HTML 10Page - Microchip Technology MSS5121 Datasheet HTML 11Page - Microchip Technology MSS5121 Datasheet HTML 12Page - Microchip Technology MSS5121 Datasheet HTML 13Page - Microchip Technology MSS5121 Datasheet HTML 14Page - Microchip Technology MSS5121 Datasheet HTML 15Page - Microchip Technology MSS5121 Datasheet HTML 16Page - Microchip Technology MSS5121 Datasheet HTML 17Page - Microchip Technology MSS5121 Datasheet HTML 18Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 34 page
background image
MCP16321/2
DS22285A-page 14
© 2011 Microchip Technology Inc.
3.6
Enable Pin (EN)
The EN input pin is a logic-level input used to enable or
disable the device. A logic high (> 2.2V) will enable the
regulator output, while a logic low (< 0.8V) will ensure
that the regulator is disabled. This pin is internally
pulled up to an internal reference and will be enabled
when VIN > UVLO, unless the EN pin is pulled low. The
maximum input voltage applied to the EN pin should
not exceed 6V.
3.7
BOOST Pin (BOOST)
This pin will provide the bootstrap voltage required for
driving the upper internal NMOS switch of the buck
regulator. An external ceramic capacitor placed
between the BOOST input pin and the SW pin will
provide the necessary drive voltage for the upper
switch. During steady state operation, the capacitor is
recharged on every low-side, synchronous switching
cycle. If the Switch mode approaches 100% duty cycle
for the high-side MOSFET, the device will automatically
reduce the duty cycle switch to a minimum off time of
240 ns on every 8th cycle to recharge the boost
capacitor.
3.8
Power Ground Pin (PGND)
This is a separate ground connection used for the low-
side synchronous switch to isolate switching noise from
the rest of the device.
3.9
Exposed Thermal Pad (EP)
There is no internal electrical connection between the
Exposed Thermal Pad (EP) and the PGND and SGND
pins. The EP must be connected to GND on the Printed
Circuit Board (PCB).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com