データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD7476BRTZ-R23 データシート(PDF) 10 Page - Analog Devices

部品番号 AD7476BRTZ-R23
部品情報  1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SOT-23
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD7476BRTZ-R23 データシート(HTML) 10 Page - Analog Devices

Back Button AD7476BRTZ-R23 Datasheet HTML 6Page - Analog Devices AD7476BRTZ-R23 Datasheet HTML 7Page - Analog Devices AD7476BRTZ-R23 Datasheet HTML 8Page - Analog Devices AD7476BRTZ-R23 Datasheet HTML 9Page - Analog Devices AD7476BRTZ-R23 Datasheet HTML 10Page - Analog Devices AD7476BRTZ-R23 Datasheet HTML 11Page - Analog Devices AD7476BRTZ-R23 Datasheet HTML 12Page - Analog Devices AD7476BRTZ-R23 Datasheet HTML 13Page - Analog Devices AD7476BRTZ-R23 Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 24 page
background image
AD7476/AD7477/AD7478
Rev. F | Page 10 of 24
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
1
VDD
6
CS
2
GND
5
SDATA
3
VIN
4
SCLK
AD7476/
AD7477/
AD7478
TOP VIEW
(Not to Scale)
Figure 3. Pin Configuration
Table 6. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
VDD
Power Supply Input. The VDD range for the AD7476/AD7477/AD7478 is from 2.35 V to 5.25 V.
2
GND
Analog Ground. Ground reference point for all circuitry on the part. All analog input signals should be referred to this
GND voltage.
3
VIN
Analog Input. Single-ended analog input channel. The input range is 0 V to VDD.
4
SCLK
Serial Clock. Logic input. SCLK provides the serial clock for accessing data from the part. This clock input is also used as
the clock source for the AD7476/AD7477/AD7478 conversion process.
5
SDATA
Data Out. Logic output. The conversion result is provided on this output as a serial data stream. The bits are clocked
out on the falling edge of the SCLK input. The data stream from the AD7476 consists of four leading zeros followed by
the 12 bits of conversion data; this is provided MSB first. The data stream from the AD7477 consists of four leading
zeros followed by the 10 bits of conversion data, followed by two trailing zeros, which is also provided MSB first. The
data stream from the AD7478 consists of four leading zeros followed by the eight bits of conversion data, followed by
four trailing zeros, which is provided MSB first.
6
CS
Chip Select. Active low logic input. This input provides the dual function of initiating conversions on the
AD7476/AD7477/AD7478 and framing the serial data transfer.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com