STM8S103F2 datasheet(17/117 Pages) STMICROELECTRONICS

17 / 117 page

• Analog watchdog capability with programmable upper and lower thresholds

• Analog watchdog interrupt

• External trigger input

• Trigger from TIM1 TRGO

• End of conversion (EOC) interrupt

Communication interfaces

4.14

The following communication interfaces are implemented:

• UART1: Full feature UART, synchronous mode, SPI master mode, Smartcard mode, IrDA

mode, single wire mode, LIN2.1 master capability

• SPI : Full and half-duplex, 8 Mbit/s

• I²C: Up to 400 Kbit/s

UART1

4.14.1

Main features

• One Mbit/s full duplex SCI

• SPI emulation

• High precision baud rate generator

• Smartcard emulation

• IrDA SIR encoder decoder

• LIN master mode

• Single wire half duplex mode

Asynchronous communication (UART mode)

• Full duplex communication - NRZ standard format (mark/space)

• Programmable transmit and receive baud rates up to 1 Mbit/s (fCPU/16) and capable of

following any standard baud rate regardless of the input frequency

• Separate enable bits for transmitter and receiver

• Two receiver wakeup modes:

- Address bit (MSB)

- Idle line (interrupt)

• Transmission error detection with interrupt generation

• Parity control

Synchronous communication

• Full duplex synchronous transfers

• SPI master operation

• 8-bit data communication

• Maximum speed: 1 Mbit/s at 16 MHz (fCPU/16)

17/117

DocID15441 Rev 9

Product overview

STM8S103K3 STM8S103F3 STM8S103F2

STM8S103F2 データシート(PDF) 17 Page - STMicroelectronics

STM8S103F2 データシート(HTML) 17 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード