データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STM8L151x8 データシート(PDF) 53 Page - STMicroelectronics

部品番号 STM8L151x8
部品情報  8-bit ultralow power MCU, up to 64 KB Flash 2 KB data EEPROM, RTC, LCD, timers, USARTs, I2C, SPIs, ADC, DAC, comparators
PDF  134 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM8L151x8 データシート(HTML) 53 Page - STMicroelectronics

Back Button STM8L151x8 Datasheet HTML 49Page - STMicroelectronics STM8L151x8 Datasheet HTML 50Page - STMicroelectronics STM8L151x8 Datasheet HTML 51Page - STMicroelectronics STM8L151x8 Datasheet HTML 52Page - STMicroelectronics STM8L151x8 Datasheet HTML 53Page - STMicroelectronics STM8L151x8 Datasheet HTML 54Page - STMicroelectronics STM8L151x8 Datasheet HTML 55Page - STMicroelectronics STM8L151x8 Datasheet HTML 56Page - STMicroelectronics STM8L151x8 Datasheet HTML 57Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 134 page
background image
DocID17943 Rev 6
53/134
STM8L15xx8, STM8L15xR6
Memory and register map
61
0x00 5386 to
0x00 5387
Reserved area (2 bytes)
0x00 5388
DAC
DAC_CH1RDHRH
DAC channel 1 right aligned data holding
register high
0x00
0x00 5389
DAC_CH1RDHRL
DAC channel 1 right aligned data holding
register low
0x00
0x00 538A to
0x00 538B
Reserved area (2 bytes)
0x00 538C
DAC
DAC_CH1LDHRH
DAC channel 1 left aligned data holding
register high
0x00
0x00 538D
DAC
DAC_CH1LDHRL
DAC channel 1 left aligned data holding
register low
0x00
0x00 538E
to 0x00 538F
Reserved area (2 bytes)
0x00 5390
DAC
DAC_CH1DHR8
DAC channel 1 8-bit data holding register
0x00
0x00 5391 to
0x00 5393
Reserved area (3 bytes)
0x00 5394
DAC
DAC_CH2RDHRH
DAC channel 2 right aligned data holding
register high
0x00
0x00 5395
DAC_CH2RDHRL
DAC channel 2 right aligned data holding
register low
0x00
0x00 5396 to
0x00 5397
Reserved area (2 bytes)
0x00 5398
DAC
DAC_CH2LDHRH
DAC channel 2 left aligned data holding
register high
0x00
0x00 5399
DAC_CH2LDHRL
DAC channel 2 left aligned data holding
register low
0x00
0x00 539A
to 0x00 539B
Reserved area (2 bytes)
0x00 539C
DAC
DAC_CH2DHR8
DAC channel 2 8-bit data holding register
0x00
0x00 539D
to 0x00 539F
Reserved area (3 bytes)
0x00 53A0
DAC
DAC_DCH1RDHRH
DAC channel 1 right aligned data holding
register high
0x00
0x00 53A1
DAC_DCH1RDHRL
DAC channel 1 right aligned data holding
register low
0x00
0x00 53A2
to 0x00 53AB
Reserved area (3 bytes)
Table 9. General hardware register map (continued)
Address
Block
Register label
Register name
Reset status



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com