データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STM8AF528ATAY データシート(PDF) 62 Page - STMicroelectronics

部品番号 STM8AF528ATAY
部品情報  Automotive 8-bit MCU, with up to 128 Kbytes Flash, data EEPROM, 10-bit ADC, timers, LIN, CAN, USART, SPI, I2C, 3 to 5.5 V
PDF  114 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM8AF528ATAY データシート(HTML) 62 Page - STMicroelectronics

Back Button STM8AF528ATAY Datasheet HTML 58Page - STMicroelectronics STM8AF528ATAY Datasheet HTML 59Page - STMicroelectronics STM8AF528ATAY Datasheet HTML 60Page - STMicroelectronics STM8AF528ATAY Datasheet HTML 61Page - STMicroelectronics STM8AF528ATAY Datasheet HTML 62Page - STMicroelectronics STM8AF528ATAY Datasheet HTML 63Page - STMicroelectronics STM8AF528ATAY Datasheet HTML 64Page - STMicroelectronics STM8AF528ATAY Datasheet HTML 65Page - STMicroelectronics STM8AF528ATAY Datasheet HTML 66Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 114 page
background image
Electrical characteristics
STM8AF52/62xx, STM8AF51/61xx
62/114
DocID14395 Rev 10
10.3.1
VCAP external capacitor
Stabilization for the main regulator is achieved connecting an external capacitor CEXT to the
VCAP pin. CEXT is specified in Table 26. Care should be taken to limit the series inductance
to less than 15 nH.
Figure 12. External capacitor CEXT
1. Legend: ESR is the equivalent series resistance and ESL is the equivalent inductance.
10.3.2
Supply current characteristics
The current consumption is measured as described in Figure 9 on page 58 and Figure 10
on page 59.
If not explicitly stated, general conditions of temperature and voltage apply.
Table 27. Operating conditions at power-up/power-down
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
tVDD
VDD rise time rate
2(1)
1. Guaranteed by design, not tested in production.
μs/V
VDD fall time rate
2(1)
tTEMP
Reset release delay
VDD rising
1
1.7
ms
Reset generation delay
VDD falling
3
μs
VIT+
Power-on reset
threshold(2)
2. If VDD is below 3 V, the code execution is guaranteed above the VIT- and VIT+ thresholds. RAM content is
kept. The EEPROM programming sequence must not be initiated.
2.65
2.8
2.95
V
VIT-
Brown-out reset
threshold
2.58
2.73
2.88
VHYS(BOR)
Brown-out reset
hysteresis
——
70(1)
mV
C
Rleak
ESR
ESL



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com